

# DLP<sup>®</sup> 0.3 WVGA Series 220 DMD

Check for Samples: DLP3000

## FEATURES

- 0.3-Inch (7.62 mm) Diagonal Micromirror Array
  - 608 × 684 Array of Aluminum, **Micrometer-Sized Mirrors**
  - 7.6-µm Micromirror Pitch
  - ±12° Micromirror Tilt Angle (Relative to Flat) State)
  - Side Illumination for Optimized Efficiency
  - 3-µs Micromirror Cross Over Time
- Highly Efficient in Visible Light (420 nm–720 nm):
  - Window Transmission 97% (Single Pass, Through Two Window Surfaces)
  - Micromirror Reflectivity 88%
  - Array Diffraction Efficiency 86%
  - Array Fill Factor 92%
  - Polarization Independent
- Up to WVGA Resolution (854x480) Wide Aspect Ratio Display
- Low Power Consumption, only 200 mW (Typical)
- 15-Bit, Double Data Rate (DDR) Input Data Bus
- 60-MHz to 80-MHz Input Data Clock Rate
- Integrated Micromirror Driver Circuitry
- Supports –10 °C to 70 °C
- 16.6-mm by 7-mm by 5-mm Package Footprint
- **Dedicated DLPC300 Controller for Reliable** Operation

## DESCRIPTION

Package Mates to PANASONIC AXT550224 Socket

## **APPLICATIONS**

- **Machine Vision**
- Industrial Inspection
- **3D Scanning**
- **3D Optical Metrology**
- **Automated Fingerprint Identification**
- **Face Recognition**
- Augmented Reality
- **Embedded Display**
- Interactive Display
- Information Overlay •
- Spectroscopy
- **Chemical Analyzers**
- **Medical Instruments**
- **Photo-Stimulation**
- Virtual Gauges



The DLP3000 digital micromirror device (DMD) is a digitally controlled MOEMS (micro-opto-electromechanical system) spatial light modulator (SLM). When coupled to an appropriate optical system, the DLP3000 can be used to modulate the amplitude, direction, and/or phase of incoming light. The DLP3000 creates light patterns with speed, precision, and efficiency.

Architecturally, the DLP3000 is a latchable, electrical-in/optical-out semiconductor device. This architecture makes the DLP3000 well suited for use in applications such as 3D scanning or metrology with structured light. augmented reality, microscopy, medical instruments, and spectroscopy. The compact physical size of the DLP3000 is well-suited for portable equipment where small form factor and lower cost are important. The compact package compliments the small size of LEDs to enable highly efficient, robust light engines.

The DLP3000 is one of two devices in the DLP 0.3 WVGA chipset (see Figure 1). Proper function and reliable operation of the DLP3000 requires that it be used in conjunction with the DLPC300 controller. See the DLP 0.3 WVGA Chip-set data sheet (TI literature number DLPZ005) for further details. Figure 2 shows a typical system application using the DLP 0.3-inch WVGA chipset.

ÆΑ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DLP is a registered trademark of Texas Instruments.

DLPS022-JANUARY 2012



DLPS022-JANUARY 2012




Figure 1. DLP 0.3 WVGA Chip Set






Figure 2. Typical Application

Electrically, the DLP3000 consists of a two-dimensional array of 1-bit CMOS memory cells, organized in a grid of 608 memory cell columns by 684 memory cell rows. The CMOS memory array is addressed on column-by-column basis, over a 15-bit double data rate (DDR) bus. Addressing is handled via a serial control bus. The specific CMOS memory access protocol is handled by the DLPC300 digital controller.

Optically, the DLP3000 consists of 415,872 highly reflective, digitally switchable, micrometer-sized mirrors (micromirrors) organized in a two-dimensional array. The micromirror array consists of 608 micromirror columns by 684 micromirror rows in diamond pixel configuration (Figure 3). Due to the diamond pixel configuration, the columns of each odd row are offset by half a pixel from the columns of the even row.

Each aluminum micromirror is approximately 7.6 microns in size (see *Micromirror Pitch* in Figure 3), and is switchable between two discrete angular positions:  $-12^{\circ}$  and  $+12^{\circ}$ . The angular positions are measured relative to a 0° *flat reference when the mirrors are parked in their inactive state*, parallel to the array plane (see Figure 4). The tilt direction is perpendicular to the hinge-axis. The on-state landed position is directed toward the left side of the package (see *DLP3000 Active Mirror Array*, *Micromirror Pitch*, and *Micromirror Hinge-Axis Orientation* in Figure 3).

Each individual micromirror is positioned over a corresponding CMOS memory cell. The angular position of a specific micromirror is determined by the binary state (logic 0 or 1) of the corresponding CMOS memory cell contents, after the mirror *clocking pulse* is applied. The angular position  $(-12^{\circ} \text{ or } +12^{\circ})$  of the individual micromirrors changes synchronously with a micromirror clocking pulse, rather than being coincident with the CMOS memory cell data update. Therefore, writing a logic 1 into a memory cell followed by a mirror clocking pulse results in the corresponding micromirror switching to a  $+12^{\circ}$  position. Writing a logic 0 into a memory cell followed by a mirror clocking pulse results in the corresponding micromirror switching to a  $-12^{\circ}$  position.

Copyright © 2012, Texas Instruments Incorporated




www.ti.com

Updating the angular position of the micromirror array consists of two steps. First, updating the contents of the CMOS memory. Second, application of a mirror reset to all or a portion of the micromirror array (depending upon the configuration of the system). Mirror reset pulses are generated internally by the DLP3000 DMD, with application of the pulses being coordinated by the DLPC300 controller. See SWITCHING CHARACTERISTICS timing specifications.

Around the perimeter of the 608 × 684 array of micromirrors is a uniform band of *border* micromirrors. The border micromirrors are not user-addressable. The border micromirrors land in the  $-12^{\circ}$  position once power has been applied to the device. There are 10 border micromirrors on each side of the 608 by 684 active array.



DLPS022 - JANUARY 2012










Figure 4. Micromirror Landed Positions and Light Paths




#### **Related Documents**

The following documents contain additional information related to the use of the DLP3000 device:

Table 1. Related Documents				
DOCUMENT	TI LITERATURE NUMBER			
DLP 0.3 WVGA Chipset data sheet	DLPZ005			
DLPC300 Digital Controller data sheet	DLPS023			
DLPC300 Software Programmer's Guide	DLPU004			

#### **Device Part Number Nomenclature**


Figure 5 provides a legend for reading the complete device name for any DLP device.



#### Figure 5. Device Nomenclature

#### **Device Marking**

The device marking consists of the fields shown in Figure 6.



#### Figure 6. Device Marking

### **Device Terminals**

This section describes the input/output characteristics of signals that interface to the DLP3000, organized by functional groups. Table 2 includes I/O, Type, Internal Termination, Clock Domain, and Data Rate characteristics which are further described in subsequent sections.






Figure 7. Package Connector Signal Names (Device Bottom View)

#### **Table 2. Connector Pins** TERMINAL CONNECTOR INTERNAL CLOCKED I/O/P TYPE TERMINATION NAME PINS Data Inputs DATA(0) Input LVCMOS D2 None

Data inputo							
DATA(0)	D2	Input	LVCMOS	None	DCLK	DDR	
DATA(1)	D4	Input	LVCMOS	None	DCLK	DDR	_
DATA(2)	D5	Input	LVCMOS	None	DCLK	DDR	-
DATA(3)	D6	Input	LVCMOS	None	DCLK	DDR	-
DATA(4)	D8	Input	LVCMOS	None	DCLK	DDR	
DATA(5)	D10	Input	LVCMOS	None	DCLK	DDR	
DATA(6)	D12	Input	LVCMOS	None	DCLK	DDR	
DATA(7)	D14	Input	LVCMOS	None	DCLK	DDR	Input data bus
DATA(8)	E16	Input	LVCMOS	None	DCLK	DDR	
DATA(9)	E14	Input	LVCMOS	None	DCLK	DDR	_
DATA(10)	E12	Input	LVCMOS	None	DCLK	DDR	_
DATA(11)	E10	Input	LVCMOS	None	DCLK	DDR	_
DATA(12)	E5	Input	LVCMOS	None	DCLK	DDR	
DATA(13)	E6	Input	LVCMOS	None	DCLK	DDR	
DATA(14)	E8	Input	LVCMOS	None	DCLK	DDR	
DCLK	E18	Input	LVCMOS	None	-	-	Input data bus clock
Data Control Inp	outs	•		•			
LOADB	E20	Input	LVCMOS	None	DCLK	DDR	Parallel data load enable
TRC	E4	Input	LVCMOS	None	DCLK	DDR	Input data toggle rate control
SCTRL	E2	Input	LVCMOS	None	DCLK	DDR	Serial control bus
SAC_BUS	E24	Input	LVCMOS	None	SAC_CLK	DDR	Stepped address control serial bus data
SAC_CLK	D24	Input	LVCMOS	None	_	-	Stepped address control serial bus clock
Mirror Reset Co	ntrol Inputs	I	1		1		
DRC_BUS	D22	Input	LVCMOS	None	SAC_CLK		DMD reset-control serial bus
DRC_OE	D20	Input	LVCMOS	None	_	-	Active-low output enable signal for internal DMD Reset driver circuitry
DRC_STROBE	E22	Input	LVCMOS	None	SAC_CLK		Strobe signal for DMD Reset Control inputs
Power	•	<u>.</u>	<u>.</u>		<u>.</u>		
VBIAS	D16	Power	Analog	None	-	_	Mirror reset bias voltage
VOFFSET	D21	Power	Analog	None	_	-	Mirror reset offset voltage
VRESET	D18	Power	Analog	None	_	I	Mirror reset voltage
VREF	E21	Power	Analog	None	_	_	Power supply for double-data-rate low-voltage CMOS logic terminals
VCC	D1, D13, D25, E1, E13, E25	Power	Analog	None	-	_	Power supply for single-data-rate LVCMOS logic terminals
VSS	D3, D7, D9, D11, D15, D17, D19, D23, E3, E7, E9, E11, E15, E17, E19, E23	Power	Analog	None	_	-	Common return for all power inputs

DLPS022-JANUARY 2012

DESCRIPTION

DATA

RATE

ΒY

## 9

TEXAS INSTRUMENTS

www.ti.com

Table 2. Connector Pins (continued)							
TERMINAL NAME	CONNECTOR PINS	I/O/P	TYPE	INTERNAL TERMINATION	CLOCKED BY	DATA RATE	DESCRIPTION
No connect	A3, A5, A7, A9, A11, A13, A15, A17, A19, A21, A23, A25, A27, A29 A31, B2, B4, B6, B8, B10, B12, B14, B16, B18, B20, B22, B24, B26, B28, B30, C1, C3, C31, F1, F3, F31, G2, G4, G6, G8, G10, G12, G14, G16, G18, G20, G22, G24, G26, G28, G30, H1, H3, H5, H7, H9, H11, H13, H15, H17, H19, H21, H23, H25, H27, H29, H31		_	_	_	_	No connection (Any connection to these terminals may result in undesirable effects)

## Table 2. Connector Pins (continued)



### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted). Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. The Absolute Maximum Ratings are stress ratings only, and functional performance of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Electrica	l	-	1		
V <sub>CC</sub>	Voltage applied to $V_{CC}^{(1)(2)}$		-0.5	4	V
V <sub>REF</sub>	Voltage applied to V <sub>REF</sub> <sup>(1)(2)</sup>		-0.5	4	V
V <sub>OFFSET</sub>	Voltage applied to V <sub>OFFSET</sub> <sup>(1)(2)(3)</sup>		-0.5	8.75	V
V <sub>BIAS</sub>	Voltage applied to V <sub>BIAS</sub> <sup>(1)(2)(3)</sup>		-0.5	17	V
V <sub>RESET</sub>	Voltage applied to V <sub>RESET</sub> (1)(2)		-11	0.5	V
	Supply voltage delta  V <sub>BIAS</sub> – V <sub>OFFSET</sub>   <sup>(3)</sup>			8.75	V
	Voltage applied to all other input terminals <sup>(1)</sup>		-0.5	V <sub>REF</sub> + 0.3	V
	Current required from a high-level output	V <sub>OH</sub> = 2.4 V		-20	mA
	Current required from a low-level output	V <sub>OL</sub> = 0.4 V		15	mA
Environn	nental			Ľ	
	Storage temperature range <sup>(4)(5)</sup>		-40	80	°C
	Storage humidity <sup>(4)(5)</sup>	Non-condensing	0	95	% RH
		< 420 nm		2	
	Illumination power density <sup>(4)(6)</sup>	420 nm to 700 nm	See (7)		mW/cm <sup>2</sup>
		> 700 nm		10	
	Electrostatic discharge immunity <sup>(8)</sup>	All pins		2000	V

(1) All voltages referenced to V<sub>SS</sub> (ground).

(2)

Voltages  $V_{CC}$ ,  $V_{REF}$ ,  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$  are required for proper DMD operation. Exceeding the recommended allowable absolute voltage difference between  $V_{BIAS}$  and  $V_{OFFSET}$  may result in excessive current draw. (3) (4) Optimal, long-term performance of the Digital Micromirror Device (DMD) can be affected by various application parameters, including illumination spectrum, illumination power density, micromirror landed duty cycle, ambient temperature (both storage and operating), case temperature, ambient humidity (both storage and operating), and power on/off duty cycle. TI recommends that application-specific effects be considered as early as possible in the design cycle. Contact your local Texas Instruments representative for additional information related to optimizing the DMD performance.

- Simultaneous exposure to high storage temperature and high storage humidity may affect device reliability. (5)
- Total integrated illumination power density, above or below the indicated wavelength threshold. (6)
- (7) Limited only by the resulting array temperature. Refer to the Thermal Characteristics for information related to calculating the micromirror arrav temperature.
- Tested in accordance with JESD22-A114-B electrostatic discharge (ESD) sensitivity testing, human-body model (HBM). (8)

#### DLPS022-JANUARY 2012

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the *Recommended Operating Conditions*. No level of performance is implied when operating the device above or below the *Recommended Operating Conditions* limits.

	PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Electrica	I					
V <sub>REF</sub>	LVCMOS interface supply voltage <sup>(1)(2)</sup>		1.65	1.8	1.95	V
V <sub>CC</sub>	LVCMOS logic supply voltage <sup>(1)(2)</sup>		2.375	2.5	2.625	V
V <sub>OFFSET</sub>	Mirror electrode and HVCMOS supply voltage $^{(1)}(2)(3)$		8.25	8.5	8.75	V
V <sub>BIAS</sub>	Mirror electrode voltage <sup>(1)(2)(3)</sup>		15.5	16	16.5	V
V <sub>RESET</sub>	Mirror electrode voltage <sup>(1)(2)</sup>		- 9.5	-10	-10.5	V
	Delta supply voltage  V <sub>BIAS</sub> – V <sub>OFFSET</sub>   <sup>(3)</sup>				8.75	V
V <sub>T+</sub>	Positive-going threshold voltage		$0.4 \times V_{REF}$		$0.7 \times V_{REF}$	V
V <sub>T-</sub>	Negative-going threshold voltage		$0.3 \times V_{REF}$		$0.6 \times V_{REF}$	V
V <sub>hys</sub>	Hysteresis voltage ( $V_{T+} - V_{T-}$ )		0.1 × V <sub>REF</sub>		$0.4 \times V_{REF}$	V
f <sub>DCLK</sub>	DCLK clock frequency		60		80	MHz
Mechanio	cal					
	Static load applied to the package electrical connector area <sup>(4)</sup> (5)				45	Ν
	Static load applied to the DMD mounting area <sup>(6) (5)</sup>				100	Ν
Environn	nental					
	Operating Case Temperature <sup>(7) (8)</sup>			25		°C
	Operating Humidity <sup>(7)</sup>	non-condensing		50		% RH
	Operating Device Temperature Gradient <sup>(9)</sup>				10	°C
	Operating Landed Duty-Cycle <sup>(7)(10)</sup>			25		%

(1) All voltages referenced to V<sub>SS</sub> (ground)

- (3) Exceeding the recommended voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> may result in excessive current draw. See the Absolute Maximum Ratings for further details.
- (4) Load should be uniformly distributed across the entire connector area.

(5) See Figure 8.

(6) Load should be uniformly distributed across the three datum-A surfaces.

- (7) Optimal, long-term performance of the Digital Micromirror Device (DMD) can be affected by various application parameters, including illumination spectrum, illumination power density, micromirror landed duty cycle, ambient temperature (both storage and operating), case temperature, ambient humidity (both storage and operating), and power on/off duty cycle. TI recommends that application-specific effects be considered as early as possible in the design cycle. Contact your local Texas Instruments representative for additional information related to optimizing the DMD performance.
- (8) Refer to the Thermal Characteristics for the calculation of the micromirror array temperature from the thermal test point TC3 shown in Figure 15.
- (9) As measured between any two points on the exterior of the package, or as predicted between any two points inside the micromirror array cavity. Refer to the Thermal Characteristics for information related to calculating the micromirror array temperature.
- (10) "Landed Duty-Cycle" refers to the percentage of time an individual micromirror spends landed in one state (+12 or -12 degrees) versus the other state (-12 or +12 degrees).

<sup>(2)</sup> Voltages V<sub>CC</sub>, V<sub>REF</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, V<sub>RESET</sub> are required for proper DMD operation.






Figure 8. System Interface Loads

# DLPS022 – JANUARY 2012

ELECTRICAL CHARACTERISTICS

over the range of recommended supply voltage and recommended case operating temperature (unless otherwise noted)

	PARAMETER	COND	DITIONS	MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage <sup>(1)</sup>	V <sub>CC</sub> = 2.5 V,	I <sub>OH</sub> = -21 mA	1.7		V
V <sub>OL</sub>	Low-level output voltage <sup>(1)</sup>	V <sub>CC</sub> = 2.5 V,	l <sub>OH</sub> = 15 mA		0.4	V
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> = 1.7 V			-15	mA
I <sub>OL</sub>	Low-level output current	$V_{OL} = 0.4 V$			14	mA
IIL	Low-level input current	V <sub>REF</sub> = 1.95 V,	$V_{I} = 0 V$	-1.6		nA
I <sub>IH</sub>	High-level input current	V <sub>REF</sub> = 1.95 V,	$V_I = V_{REF}$		1.9	nA
I <sub>REF</sub>	Current into V <sub>REF</sub> terminal	V <sub>REF</sub> = 1.95 V,	f <sub>DCLK</sub> = 77 MHz		0.7	mA
I <sub>CC</sub>	Current into V <sub>CC</sub> terminal	V <sub>CC</sub> = 2.625 V,	f <sub>DCLK</sub> = 77 MHz		55	mA
IOFFSET	Current into V <sub>OFFSET</sub> terminal <sup>(2)</sup>	V <sub>OFFSET</sub> = 8.75 V			1	mA
I <sub>BIAS</sub>	Current into V <sub>BIAS</sub> terminal <sup>(2)</sup>	$V_{BIAS} = 17 V$			1.6	mA
I <sub>RESET</sub>	Current into V <sub>RESET</sub> terminal <sup>(2)</sup>	V <sub>RESET</sub> = -11 V			1.5	mA
P <sub>REF</sub>	Power into V <sub>REF</sub> terminal <sup>(3)</sup>	V <sub>REF</sub> = 1.95 V,	f <sub>DCLK</sub> = 77 MHz		1.5	mW
P <sub>CC</sub>	Power into V <sub>CC</sub> terminal <sup>(3)</sup>	V <sub>CC</sub> = 2.625 V,	f <sub>DCLK</sub> = 77 MHz		144	mW
P <sub>OFFSET</sub>	Power into V <sub>OFFSET</sub> terminal <sup>(3)</sup>	V <sub>OFFSET</sub> = 8.75 V			9	mW
P <sub>BIAS</sub>	Power into V <sub>BIAS</sub> terminal <sup>(3)</sup>	V <sub>BIAS</sub> = 17 V			27.2	mW
P <sub>RESET</sub>	Power into V <sub>RESET</sub> terminal <sup>(3)</sup>	V <sub>RESET</sub> = -11 V			18	mW
CI	Input capacitance	f = 1 MHz			10	pF
Co	Output capacitance	f = 1 MHz			10	pF

(1) Applies to LVCMOS pins only


(2) Exceeding the maximum allowable absolute voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> may result in excesses current draw. (See Absolute Maximum Ratings for details.)


(3) In some applications, the total DMD heat load can be dominated by the amount of incident light energy absorbed. See the *Thermal Characteristics* for further details.

#### **Measurement Conditions**

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. *Figure 9* shows an equivalent test load circuit for the output under test. The load capacitance value stated is only for characterization and measurement of ac timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

All rise and fall transition timing parameters are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN for input clocks,  $V_{OL}$  MAX and  $V_{OH}$  MIN for output clocks.







## SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	ΤΥΡ Μ	AX UNIT
	Setup time: DATA before rising or falling edge of DCLK	1		
t <sub>s1</sub>	Setup time: TRC before rising or falling edge of DCLK	1		ns
-	Setup time: SCTRL before rising or falling edge of DCLK	1		
t <sub>s2</sub>	Setup time: LOADB low before rising edge of DCLK	1		ns
t <sub>s3</sub>	Setup time: SAC_BUS low before rising edge of SAC_CLK	1		ns
t <sub>s4</sub>	Setup time: DRC_BUS high before rising edge of SAC_CLK	1		ns
t <sub>s5</sub>	Setup time: DRC_STROBE high before rising edge of SAC_CLK	1		ns
	Hold time: DATA after rising or falling edge of DCLK	1		
t <sub>h1</sub>	Hold time: TRC after rising or falling edge of DCLK	1		ns
-	Hold time: SCTRL after rising or falling edge of DCLK	1		
t <sub>h2</sub>	Hold time: LOADB low after falling edge of DCLK	1		ns
t <sub>h3</sub>	Hold time: SAC_BUS low after rising edge of SAC_CLK	1		ns
t <sub>h4</sub>	Hold time: DRC_BUS after rising edge of SAC_CLK	1		ns
t <sub>h5</sub>	Hold time: DRC_STROBE after rising edge of SAC_CLK	1		ns
t <sub>c1</sub>	Clock cycle: DCLK	12.5	16	.67 ns
t <sub>c3</sub>	Clock cycle: SAC_CLK	12.5	16	.67 ns
t <sub>w1</sub>	Pulse width high or low: DCLK	5		ns
t <sub>w2</sub>	Pulse width low: LOADB	7		ns
t <sub>w3</sub>	Pulse width high or low: SAC_CLK	5		ns
t <sub>w5</sub>	Pulse width high: DRC_STROBE	7		ns
	Rise time: DCLK / SAC_CLK			2.5
t <sub>r</sub>	Rise time: DATA / TRC / SCTRL / LOADB			2.5 ns
	Fall time: DCLK / SAC_CLK			2.5
t <sub>f</sub>	Fall time: DATA / TRC / SCTRL / LOADB			2.5 ns

DLPS022-JANUARY 2012






Figure 10. Switching Characteristics



### POWER SUPPLY SEQUENCING REQUIREMENTS

DLP3000 includes four voltage-level supplies ( $V_{CC}$ ,  $V_{REF}$ ,  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$ ). For reliable operation of DLP3000, the following power supply sequencing requirements must be followed.

#### CAUTION

Reliable performance of the DMD requires that the following conditions be met:

- 1. That the V<sub>CC</sub>, V<sub>REF</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub> power supply inputs all be present during operation.
- 2. That the V<sub>CC</sub>, V<sub>REF</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub> power supplies be sequenced on and off in the manner prescribed below.


Repeated failure to adhere to the prescribed power-up and power-down procedures may affect device reliability

#### **DMD Power Supply Power-Up Procedure**

Note 2:	Power supply slew rates during power up are unrestricted, provided that all other conditions are met.
Note 1:	During the power-up procedure, the DMD LVCMOS inputs should not be driven high until after Step 2 has been completed.
Step 3:	Power up $V_{BIAS}$ , $V_{OFFSET}$ , and $V_{RESET}$ in any order, provided that the maximum delta-voltage between $V_{BIAS}$ and $V_{OFFSET}$ is not exceeded (see Absolute Maximum Ratings for details).
Step 2:	Wait for $V_{CC}$ and $V_{REF}$ to each reach a stable level within their respective recommended operating ranges.
Step 1:	Power up $V_{CC}$ and $V_{REF}$ in any order

#### **DMD Power Supply Power-Down Procedure**

Step 1:	Command the chipset controller to execute a mirror-parking sequence. See the controller data sheet (listed in <i>Related Documents</i> ) for details.
Step 2:	Power down $V_{BIAS}$ , $V_{OFFSET}$ , and $V_{RESET}$ in any order, provided that the maximum delta voltage between $V_{BIAS}$ and $V_{OFFSET}$ is not exceeded (see <i>Absolute Maximum Ratings</i> for details).
Step 3:	Wait for V <sub>BIAS</sub> , V <sub>OFFSET</sub> , and V <sub>RESET</sub> to each discharge to a stable level within 4 V of the reference ground.
Step 4:	Power down $V_{CC}$ and $V_{REF}$ in any order.
Note 1:	During the power-down procedure, the DMD LVCMOS inputs should be held at a level less than $V_{REF}$ + 0.3 volts.
Note 2:	Power-supply slew rates during power down are unrestricted, provided that all other conditions are met.



NOTE 1: Delta supply voltage |VBIAS – VOFFSET| < 8.75 V

Figure 11. Power-Up / Power-Down Timing





## **Micromirror Array Physical Characteristics**

Physical characteristics of the micromirror array are provided in Table 3.

### **Table 3. Micromirror Array Physical Characteristics**

PARAMETER	VALUE	UNITS
Number of active micromirror rows <sup>(1)</sup>	684	micromirrors
Number of active micromirror columns <sup>(1)</sup>	608	micromirrors
Micromirror pitch, diagonaL <sup>(2)</sup>	7.637	μm
Micromirror pitch, vertical and horizontal <sup>(2)</sup>	10.8	μm
Misservine antine anne hairte (3)	684	micromirrors
Micromirror active array height <sup>(3)</sup>	3.699	mm
M'	604	micromirrors
Micromirror active array width <sup>(3)</sup>	6.5718	mm
Micromirror array border <sup>(4)</sup>	10	mirrors/side

See Figure 14 See Figure 12 (1)

(2)

(3) SeeFigure 13

(4)The mirrors that form the array border are hard-wired to tilt in the -12° ("Off") direction once power is applied to the DMD (see Figure 3 and Figure 4).




Figure 12. DLP3000 Pixel Pitch Dimensions




Figure 13. DLP3000 Micromirror Active Area

Copyright © 2012, Texas Instruments Incorporated

DLPS022-JANUARY 2012






Figure 14. DLP3000 Pixel Arrangement



#### www.ti.com

#### **Micromirror Array Optical Characteristics**

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. See the related application reports (listed in Related Documents) for guidelines.

	PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
~	Micromitror tilt opglo	DMD <i>parked</i> state <sup>(1)(2)(3)</sup> , see Figure 4		0		
a	α Micromirror tilt angle	DMD "landed" state <sup>(1)(4)(5)</sup> , see Figure 4				degrees
β	Micromirror tilt angle variation (1)(4)(6)(7)(8)	See Figure 4	-1		1	
	Micromirror crossover time <sup>(9)</sup>			5		μs
	Micromirror switching time <sup>(9)</sup>			16		μs
	Non-operating micromirrors <sup>(10)</sup>	Non-adjacent micromirrors			10	
	Non-operating microminors (**)	Adjacent micromirrors	0		micromirrors —	
	Orientation of the micromirror axis-of-rotation <sup>(11)</sup>		89	90	91	degrees
	Micromirror array optical efficiency <sup>(12)(13)</sup>	420 nm to 700 nm, with all micromirrors in the ON state		68		%
	Mirror metal specular reflectivity (420 nm – 700 nm)			89.4		%

<b>Table</b>	4. O	ptical	Parameters
--------------	------	--------	------------

(1) Measured relative to the plane formed by the overall micromirror array

(2) Parking the micromirror array returns all of the micromirrors to an essentially flat (0°) state (as measured relative to the plane formed by the overall micromirror array).

(3) When the micromirror array is *parked*, the tilt angle of each individual micromirror is uncontrolled.

(4) Additional variation exists between the micromirror array and the package datums.

- (5) When the micromirror array is *landed*, the tilt angle of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror *landing* in an nominal angular position of +12 degrees. A binary value of 0 results in a micromirror *landing* in an nominal angular position of -12 degrees.
- (6) Represents the landed tilt angle variation relative to the nominal landed tilt angle
- (7) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (8) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations and/or system contrast variations.
- (9) Performance as measured at the start of life.
- (10) Non-operating micromirror is defined as a micromirror that is unable to transition nominally from the -12 degree position to +12 degrees or vice versa.
- (11) Measured relative to the package datums B and C, shown in the Package Mechanical Data section at the end of this document.
- (12) The minimum or maximum DMD optical efficiency observed in a specific application depends on numerous application-specific design variables, such as:
  - (a) Illumination wavelength, bandwidth/line-width, degree of coherence
  - (b) Illumination angle, plus angle tolerance
  - (c) Illumination and projection aperture size, and location in the system optical path
  - (d) Illumination overfill of the DMD micromirror array
  - (e) Aberrations present in the illumination source and/or path
  - (f) Aberrations present in the projection path

(g) Etc.

The specified nominal DMD optical efficiency is based on the following use conditions:

- (a) Visible illumination (420 nm-700 nm)
- (b) Input illumination optical axis oriented at 24° relative to the window normal
- (c) Projection optical axis oriented at 0° relative to the window normal
- (d) f/3 illumination aperture
- (e) f/2.4 projection aperture

Based on these use conditions, the nominal DMD optical efficiency results from the following four components:

- (a) Micromirror array fill factor: nominally 92.5%
- (b) Micromirror array diffraction efficiency: nominally 86%
- (c) Micromirror surface reflectivity: nominally 88%
- (d) Window transmission: nominally 97% (single pass, through two surface transitions)
- (13) Does not account for the effect of micromirror switching duty cycle, which is application dependant. Micromirror switching duty cycle represents the percentage of time that the micromirror is actually reflecting light from the optical illumination path to the optical projection path. This duty cycle depends on the illumination aperture size, the projection aperture size, and the micromirror array update rate.

# DLP3000

TEXAS INSTRUMENTS

www.ti.com

#### DLPS022-JANUARY 2012

## Table 4. Optical Parameters (continued)

PARAMETER	CONDITIONS	MIN NOM MAX	UNIT
Illumination overfill <sup>(14)</sup>		10	%
Window material		Corning Eagle XG	
Window refractive index	At 546.1 nm	1.5119	
Window aperture		See (15)	

(14) The active area of the DLP3000 is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can create artifacts from the mechanical features that surround the active array and other surface anomalies that may be visible on the projected image. The illumination optical system should be designed to limit light flux incident anywhere outside the active array less than 10% of the average flux level in the active area. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause visible artifacts.

(15) See the Package Mechanical Characteristics for details regarding the size and location of the window aperture.



#### **Thermal Characteristics**

Achieving optimal DMD performance requires proper management of the maximum DMD case temperature, the maximum temperature of any individual micromirror in the active array, the maximum temperature of the window aperture, and the temperature gradient between any two points on or within the package.

See the Absolute Maximum Ratings and Recommended Operation Conditions for applicable temperature limits.


#### Package Thermal Resistance

The DMD is designed to conduct the absorbed and dissipated heat back to the Series 220 package where it can be removed by an appropriate system thermal management. The system thermal management must be capable of maintaining the package within the specified operational temperatures at the Thermal Test Point location, see Figure 15. The total heat load on the DMD is typically driven by the incident light absorbed by the active area; although other contributions can include light energy absorbed by the window aperture, electrical power dissipation of the array, and/or parasitic heating.

	Min	Nom	Мах	Units
Thermal resistance from active micromirror array to TC3			5	°C/W

#### Case Temperature

The temperature of the DMD case can be measured directly. For consistency, a thermal test point location is defined, as shown in Figure 15.






Figure 15. Thermal Test Point Location

#### Micromirror Array Temperature Calculation

Micromirror array temperature cannot be measured directly. Therefore, it must be computed analytically from:

Thermal test point location (See Figure 15)

Package thermal resistance

Electrical power dissipation

Illumination heat load

The relationship between the micromirror array and the case temperature is provided by the following equations:

 $T_{Array} = T_{Ceramic} + (Q_{Array} \times R_{Array-To-Ceramic})$ 

 $Q_{Array} = Q_{Elec} + Q_{IIIum}$ 



www.ti.com

 $Q_{IIIum} = C_{L2W} \times SL$ 

where the following elements are defined as:

T<sub>Arrav</sub> = computed micromirror array temperature (°C)

 $T_{Ceramic}$  = ceramic case temperature (°C) (TC3 location)

Q<sub>Array</sub> = Total DMD array power (electrical + absorbed) (W)

R<sub>Array-to-Ceramic</sub> = thermal resistance of DMD package from array to TC3 (°C/W)

Q<sub>Elec</sub> = nominal electrical power (W)

Q<sub>Illum</sub> = absorbed illumination heat (W)

 $C_{L2W}$  = Lumens-to-watts constant, estimated at 0.00274 watt/lumen, based on array charasteristics. It assumes a spectral efficiency of 300 lumens/watt for the projected light, illumination distribution of 83.7% on the active array, and 16.3% on the array border and window aperture.

SL = Screen lumens

These equations are based on traditional 1-chip DLP system with a total projection efficiency from the DMD to the screen of 87%. An example calculation is provided below. DMD electrical power dissipation varies and is dependent on the voltage, data rates, and operating frequencies. The nominal electrical power dissipation used in this calculation is 0.15 watts. Screen lumens is nominally 20 lumens. The ceramic case temperature at TC3 is 55 °C. Using these values in the above equations, the following values are computed:

 $\begin{array}{l} Q_{Array} = Q_{Elec} + C_{L2W} \times SL = 0.144 \ W + (0.00274 \ W/Lumen \times 20 \ Lumen) = 0.1988 \ W \\ T_{Array} = T_{Ceramic} + (Q_{Array} \ ^{*} R_{Array-To-Ceramic}) = 55 \ ^{\circ}C \ + (0.1988 \ W \ \times 5 \ ^{\circ}C/W) = 55.99 \ ^{\circ}C \end{array}$ 

24 Submit Documentation Feedback



## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
DLP3000FQB	ACTIVE	LCCC	FQB	50	10	Green (RoHS & no Sb/Br)	Call TI	Level-1-NC-NC	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

	8	7	6	5	4	3	DWG NO. 2510388 SH 1	1	
D	2 ROTATION ANGLE OF DME TOLERANCE AND HAS A M 3 BOUNDARY MIRRORS SUR 4 DMD MARKING TO APPEAR 5 NOTCH DIMENSIONS ARE AS SHOWN IN SECTION A	NCE APPLIES TO DMD ACTIVE ARRAY ONL O ACTIVE ARRAY IS A REFINEMENT OF THE AXIMUM ALLOWED VALUE OF 0.6 DEGREES ROUNDING THE DMD ACTIVE ARRAY. R ON BOTTOM OF CONNECTOR. DEFINED BY UPPERMOST LAYERS OF CERA	E LOCATION S. AMIC,			COPYRIGHT 2009 TEXAS INSTRUMENTS UN-PUBLISHED, ALL RIGHTS RESERVED. P E	REVISIONS           EV         DESCRIPTION           A         ECO 2097098 INITIAL RELEASE           B         ECO 2098984 TIGHTEN DIE ROTATION, NOTE 2; ADD 'DD1'           SUFFIX TO CONNECTOR PART#; CHG DWG TO INVENTOR	DATE BY 03/02/09 J. HOLM 08/27/09 BMH	D
C			LUMINATION RECTION) 7 +0.3 7 -0.1 3.5 +0.2 3.5 +0.2 -0.1			$2X R0.4 \pm 0.1$ $5 3 \pm 0.075$ $A$ $2X 2 + 0.2$ $A$ $2X 2 + 0.2$ $A$			С
В	O MIN O	N A-A	5 1.359±0.079 1.359±0.079 1 0.02D 0.78±0.063 ACTIVE ARRAY-		5 14.6±0.08 16.6 <sup>+0.3</sup> WINDOW APERTURE WINDOW APERTURE		3 SURFACES INDICATED IN VIEW B (SHEET 2)		В
A	<sup>'11-2006a</sup> 8	7	(PANASO 0.4 mm F	E 5) (SHEET 3) NIC AXT650224DD1, 50-CONTACT,- PITCH BOARD-TO-BOARD HEADER) ANASONIC AXT550224DD1 SOCKET	THRO ANGLE NONE 0314DA	UNLESS OTHERWISE SPECIFIED I.4 ± 0.1 E (SHEET 3) UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN MILLIMETERS TOLERANCES: ANGLES ± 1 2 PLACE DECIMALS ± 0.25 1 PLACE DECIMALS ± 0.25 1 PLACE DECIMALS ± 0.50 DIMENSIONAL LIMITS APPLY BEFORE PROCESSES INTERPRET DIMENSIONS IN ACCORDANCE WITH ASME Y14 5M-1994 REMOVE ALL BURRS AND SHARP EDGES	RAWN       DATE         HOLM       2/25/2009         VGINEER       2/25/2009         NASKETT       2/25/2009         NACE       ICD, MECHANICA         KONRAD       3/9/2009         M       0.4 mm PITCH CON         . GRIMMETT       3/9/2009         PPPROVED       SIZE         2       DWG NO	L, DMD, RIES 220	A





					Dallas Texas
NV11-2006a 8	7	6	5	4	3



	DWG NO.	2510388	<sup>SH</sup> 3		1		
							D
							С
25 188 388			G E −		2X 0.93 (3) 2X (1.86)		В
DR	10 8 1 9 7 TOR	6 4 2	<u>ז</u> ן פּ	<b>⊕</b> ∧	<u>∙o.4 A B C</u> NDEX MARK	REV B 3	A



## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
DLP3000FQB	ACTIVE	LCCC	FQB	50	10	Green (RoHS & no Sb/Br)	Call TI	Level-1-NC-NC	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI 505 0		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated