

April 1988 Revised September 2000

74F139

Dual 1-of-4 Decoder/Demultiplexer

General Description

The F139 is a high-speed, dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the F139 can be used as a function generator providing all four minterms of two variables.

Features


- Multifunction capability
- Two completely independent 1-of-4 decoders
- Active LOW mutually exclusive outputs


Ordering Code:

Order Number	Package Number	Package Description
74F139SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F139SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F139PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols





Connection Diagram



Truth Table

Inputs					Out	puts	
	Ē	A ₀	A ₁	\overline{O}_0	\overline{O}_1	\overline{O}_2	\overline{O}_3
	Н	Х	Χ	Н	Н	Н	Н
	L	L	L	L	Н	Н	Н
	L	Н	L	Н	L	Н	Н
	L	L	Н	Н	Н	L	Н
	L	Н	Н	Н	Н	Н	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
i iii itailies	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
A ₀ , A ₁	Address Inputs	1.0/1.0	20 μA/-0.6 mA	
Ē	Enable Inputs (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
$\overline{O}_0 - \overline{O}_3$	Outputs (Active LOW)	50/33.3	−1 mA/20 mA	

Functional Description

The F139 is a high-speed dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each of which accepts two binary weighted inputs (A_0-A_1) and provides four mutually exclusive active LOW Outputs $(\overline{O}_0-\overline{O}_3)$. Each decoder has an active LOW enable (\overline{E}) . When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the F139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Figure 1, and thereby reducing the number of packages required in a logic network.





FIGURE 1. Gate Functions (each half)

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C

Ambient Temperature under Bias -55° C to +125 $^{\circ}$ C Junction Temperature under Bias -55° C to +150 $^{\circ}$ C

 $V_{\rm CC}$ Pin Potential to Ground Pin $-0.5 {\rm V}$ to $+7.0 {\rm V}$ Input Voltage (Note 2) $-0.5 {\rm V}$ to $+7.0 {\rm V}$ Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3 STATE Output} & -0.5\mbox{V to } +5.5\mbox{V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Free Air Ambient Temperature 0° C to +70°C Supply Voltage +4.5V to +5.5V

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics


Symbol	Parameter		Min	Тур	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage 10% V _C		2.5			V	V Min	I _{OH} = -1 mA
		5% V _{CC}	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakd	own Test			7.0	μΑ	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Curr	ent			50	μΑ	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test		4.75			V	v 0.0	$I_{ID} = 1.9 \mu A$
			4.75			•	0.0	All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current				3.75	μА	0.0	V _{IOD} = 150 mV
			3.73	μΑ	0.0	All Other Pins Grounded		
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Circuit Curren	t	-60		-150	mA	Max	V _{OUT} = 0V
I _{CC}	Power Supply Current			13	20	mA	Max	


AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max		
t _{PLH}	Propagation Delay	3.5	5.3	7.5	3.0	8.5		
t _{PHL}	A_0 or A_1 to \overline{O}_n	4.0	6.1	8.0	4.0	9.0	ns	
t _{PLH}	Propagation Delay	3.5	5.4	7.0	3.5	8.0	ns	
t _{PHL}	\overline{E}_1 to \overline{O}_n	3.0	4.7	6.5	3.0	7.5	115	


Physical Dimensions inches (millimeters) unless otherwise noted







16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)**16 15 14 13 12 11 10 9** 16 15 INDEX AREA 0.250 ± 0.010 $\overline{(6.350 \pm 0.254)}$ PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 1 2 OPTION 01 OPTION 02 0.065 $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP (1.651)4° TYP 0.300 - 0.320OPTIONAL (7.620 - 8.128) 0.145 - 0.200 (3.683 - 5.080)95°±5° 0.008 **-** 0.016 (0.203 **-** 0.406) TYP 90° ± 4° TYP 0.020 $\frac{0.280}{(7.112)}$ MIN (0.508)0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 (0.762 ± 0.381) 0.014 - 0.023 0.100 ± 0.010 (0.325 +0.040 -0.015 (0.356 - 0.584) (2.540 ± 0.254) 0.050 ± 0.010 N16E (REV F) TYP (1.270 ± 0.254)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com