### **General Description**

The MAX1895/MAX1995 integrated controllers are optimized to drive cold-cathode fluorescent lamps (CCFL) using a synchronized full-bridge inverter architecture. Synchronized drive provides near sinusoidal waveforms over the entire input range to maximize the life of CCFLs. The controllers also operate over a wide input voltage range with high efficiency and broad dimming range.

The MAX1895/MAX1995 include safety features that limit the transformer secondary voltage and protect against single-point fault conditions including lamp-out and short-circuit faults.

The MAX1895/MAX1995 regulate the CCFL brightness in three ways: linearly controlling the lamp current, digital pulse-width modulating (DPWM) the lamp current, or using both methods simultaneously to achieve the widest dimming range (>30:1). CCFL brightness can be controlled with either an analog voltage (both MAX1895 and MAX1995) or a two-wire SMBus<sup>™</sup> compatible interface (MAX1895 only).

The MAX1895/MAX1995 directly drive the four external N-channel power MOSFETs of the full-bridge inverter. An internal 5.3V linear regulator powers the MOSFET drivers, the synchronizable DPWM oscillator, and most of the internal circuitry. The MAX1895/MAX1995 are available in the space-saving 28-pin thin QFN package and operate over the -40°C to +85°C temperature range.

### Applications

- Notebook Computers Car Navigation Displays
- Car Navigation Dis
- LCD Monitors
- Point-of-Sale Terminals
- Portable Display Electronics

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX1895ETI	-40°C to +85°C	28 Thin QFN 5 $\times$ 5
MAX1895EGI*	-40°C to +85°C	28 QFN 5 × 5
MAX1995ETI	-40°C to +85°C	28 Thin QFN 5 $\times$ 5
MAX1995EGI*	-40°C to +85°C	28 QFN 5 × 5

\*Contact factory for availability.

Pin Configurations continued at end of data sheet.


SMBus is a trademark of Intel Corp.

M/IXI/M

### Features

- Synchronized-to-Resonant Frequency Good Crest Factor for Longer Lamp Life Ensures Maximum Strike Capability
- High Power to Light Efficiency
- Wide Dimming Range (3 Methods) Lamp Current Adjust: >3 to 1 Digital PWM (DPWM): >10 to 1 Combined: >30 to 1
- Feed-Forward for Fast Response to Step Change of Input Voltage
- ♦ Wide Input Voltage Range (4.6V to 28V)
- Transformer Secondary Voltage Limiting to Reduce Transformer Stress
- Lamp-Out Protection with 2s Timeout
- Short-Circuit and Other Single-Point Fault Protections
- Synchronizable DPWM Frequency
- Dual-Mode Brightness Control Interface SMBus Serial Interface (MAX1895 Only) Analog Interface (Both Devices)
- High-Accuracy Analog Interface Separate 100% Brightness Voltage Reference Pin (CRFSDA) Separate Minimum Lamp-Current Set-Point Pin (MINDAC)
- Small Footprint 28-Pin Thin QFN (5mm x 5mm) Package

#### \_Pin Configurations



\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

BATT to GND	
BST1, BST2 to GND	
BST1 to LX1, BST2 to LX2	
GH1 to LX1	
GH2 to LX2	0.3V to (BST2 + 0.3V)
V <sub>CC</sub> , V <sub>DD</sub> to GND	0.3V to +6V
REF, ILIM to GND	0.3V to (V <sub>CC</sub> + 0.3V)
GL1, GL2 to GND	0.3V to (V <sub>DD</sub> + 0.3V)
MINDAC, IFB, CCV, CCI to GND	0.3V to +6V

MODE to GND	6V to +12V
V <sub>FB</sub> to GND	6V to +6V
CRF/SDA, CTL/SCL, SH/SUS to GND	0.3V to +6V
PGND to GND	0.3V to +0.3V
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
28-Pin QFN (derate 20.84mW/°C above +7	'0°C)1667mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

(V<sub>BATT</sub> = 12V, MINDAC = GND, V<sub>CC</sub> = V<sub>DD</sub>, V<sub>SH/SUS</sub> = 5.3V, **T<sub>A</sub>** = 0°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note1)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
	$V_{CC} = V_{DD} = V_{BATT}$		4.6		5.5	V
V <sub>BATT</sub> Input Voltage Range	$V_{CC} = V_{DD} = open$		5.5		28	V
VBATT Quiescent Current	$V_{\overline{SH}/SUS} = 5.5V$	V <sub>BATT</sub> = 28V		3.2	6	mA
VBATT Quescent Current		$V_{BATT} = V_{CC} = 5V$			6	ШA
VBATT Quiescent Current, Shutdown	$\overline{SH}/SUS = 0$			6	20	μA
V <sub>CC</sub> Output Voltage, Normal Operation	$V_{\overline{SH}/SUS} = 5.5V, 6V$ 0 < I <sub>LOAD</sub> < 20mA	< V <sub>BATT</sub> < 28V	5.0	5.35	5.5	V
V <sub>CC</sub> Output Voltage, Shutdown	$\overline{SH}/SUS = GND$ , no	load	3.5	4.6	5.5	V
Vee Undervoltage Leakeut Threshold	V <sub>CC</sub> rising (leaving leaving	ockout)			4.5	V
V <sub>CC</sub> Undervoltage Lockout Threshold	V <sub>CC</sub> falling (entering lockout)		4			V
V <sub>CC</sub> Undervoltage Lockout Hysteresis				200		mV
V <sub>CC</sub> POR Threshold	Rising edge		0.9	1.75	2.7	V
V <sub>CC</sub> POR Hysteresis	Falling edge			50		mV
REF Output Voltage, Normal Operation	$4.5V < V_{CC} < 5.5V$ , $I_{LOAD} = 40\mu A$		1.96	2.00	2.04	V
GH1, GH2, GL1, GL2 On-Resistance	$I_{\text{TEST}} = 100 \text{mA}, V_{\text{CC}} = V_{\text{DD}} = 5.3 \text{V}$			2	6	Ω
GH1, GH2, GL1, GL2 Maximum Output Current				1		А
BST1, BST2 Leakage Current	BST_ = 12V, LX_ = 7	'V			5	μA
Input Resonant Frequency	Guaranteed by desig	gn	20		300	kHz
Minimum Off-Time			200	300	400	ns
Maximum Off-Time			20	30	40	μs
Maximum Current-Limit Threshold LX1-GND, LX2-GND (Fixed)	ILIM = V <sub>CC</sub>		180	200	220	mV
Maximum Current-Limit Threshold	$V_{ILIM} = 0.5V$		80	100	120	m)/
LX1-GND, LX2-GND (Adjustable)	$V_{ILIM} = 2.0V$		370	400	430	mV

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{BATT} = 12V, MINDAC = GND, V_{CC} = V_{DD}, V_{\overline{SH}/SUS} = 5.3V, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note1)$ 

PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNITS
Minimum Current-Crossing Threshold LX1-GND, LX2-GND				6		mV
Current-Limit Leading-Edge Blanking			200	300	400	ns
D/A Converter Resolution	Guaranteed r	nonotonic	5			Bits
MINDAC Input Voltage Range			0		2	V
MINDAC Input Bias Current			-2		+2	μA
MINDAC Digital PWM Disable Threshold	MINDAC = V	00	2.4	3.5	4.0	V
IFB Input Voltage Range			0		1.7	V
	VMINDAC = 0	, DAC code = 11111 binary	368	388	408	
IFB Regulation Point		, DAC code = 00100 binary	30	50	70	mV
-	VMINDAC = 1	V, DAC code = 00000 binary	180	200	220	1
IFB Input Bias Current			-2		+2	μA
IFB Lamp-Out Threshold			125	150	175	mV
IFB to CCI Transconductance	$1V < V_{CCI} < 2$	2.5V		100		μS
CCI Output Impedance				20		MΩ
V <sub>FB</sub> Input Voltage Range			-2		+2	V
V <sub>FB</sub> Input Bias Current	$V_{FB} = 0$		-0.5		0.5	μA
V <sub>FB</sub> Regulation Point			490	510	530	mV
V <sub>FB</sub> to CCV Transconductance	$1V < V_{CCV} <$	2.7V		40		μS
V <sub>FB</sub> Zero-Voltage Crossing Threshold			-10		+10	mV
CCV Output Impedance				20		MΩ
	No AC signal	on MODE	205	220	235	
Digital PWM Chop-Mode Frequency	32kHz AC signal on MODE			250		Hz
		ignal on MODE		781		1
MODE to DPWM Sync Ratio	fmode/fdpwm	-		128		
		NO AC signal on MODE	2.10	2.33	2.60	
Lamp-Out Detection Timeout Timer	$V_{IFB} < 0.1V$	32kHz AC signal on MODE		2.05		s
(Note 2)		100kHz AC signal on MODE		0.66		
MODE Operating Voltage Range			-5.5		+11.0	V
MODE Input Current	MODE = GNE	D or V <sub>CC</sub>	-1		+1	μA
Positive Analog Interface Mode MODE = GND Threshold (V <sub>CTL/SCL</sub> = 0 sets minimum brightness)		verage value on MODE to sync ator, not in shutdown. (Note 3)			0.6	V
Negative Analog Interface Mode MODE = REF Threshold (V <sub>CTL/SCL</sub> = 0 sets maximum brightness = 0)	Sync clock average value on MODE to sync DPWM oscillator, not in shutdown. (Note 3)		1.4		2.6	V
SMBus Interface Mode MODE = $V_{CC}$ Threshold		verage value on MODE to sync ator, not in shutdown. (Note 3)	V <sub>CC</sub> - 0.6			V



### **ELECTRICAL CHARACTERISTICS (continued)**

(V<sub>BATT</sub> = 12V, MINDAC = GND, V<sub>CC</sub> = V<sub>DD</sub>, V<sub>SH/SUS</sub> = 5.3V,  $T_A = 0^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
MODE AC Signal Amplitude	Peak-to-peak (Note 4)	2		5	V
MODE AC Signal Synchronization Range	Chopping oscillator synchronized to MODE	32		100	kHz
CRF/SDA Input Range		2.7		5.5	V
	$V_{CRF/SDA} = 5.5V, \overline{SH}/SUS = V_{CC}$			20	
CRF/SDA Input Current	$V_{CRF/SDA} = 5.5V, \overline{SH}/SUS = 0$	-1		+1	μA
CTL/SCL Input Range		0		VCRF/SDA	V
CTL/SCL Input Current	MODE = REF or GND	-1		+1	μA
A/D Converter Resolution	Guaranteed monotonic		5		bits
A/D Converter Hysteresis			1		LSB
SH/SUS Input Low Voltage				0.8	V
SH/SUS Input High Voltage		2.1			V
SH/SUS Input Hysteresis			300		mV
SH/SUS Input Bias Current		-1		+1	μA
SDA, SCL Input Low Voltage				0.8	V
SDA, SCL Input High Voltage		2.1			V
SDA, SCL Input Hysteresis			300		mV
SDA Output Low Sink Current	$V_{CRF/SDA} = 0.4V$	4			mA
SCL Serial Clock High Period	Тнідн	4			μs
SCL Serial Clock Low Period	TLOW	4.7			μs
Start Condition Setup-Time	tsu:sta	4.7			μs
Start Condition Hold-Time	thd:sta	4			μs
SDA Valid to SCL Rising-Edge Setup Time, Slave Clocking in Data	tsu:dat	250			ns
SCL Falling-Edge to SDA Transition	thd:dat	0			ns
SCL Falling-Edge to SDA Valid, Reading Out Data	Tov		700		ns

### **ELECTRICAL CHARACTERISTICS**

 $(V_{BATT} = 12V, MINDAC = GND, V_{CC} = V_{DD}, V_{\overline{SH}/SUS} = 5.3V, T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}) (Note1)$ 

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
	$V_{CC} = V_{DD} = V_{BATT}$		4.6		5.5	V
V <sub>BATT</sub> Input Voltage Range	$V_{CC} = V_{DD} = open$		5.5		28.0	v
Value of Outpacent Outpacent		V <sub>BATT</sub> = 28V			6	~^^
VBATT Quiescent Current	$V\overline{SH}/SUS = 5.5V$	$V_{BATT} = V_{CC} = 5V$			6	mA
VBATT Quiescent Current, Shutdown	$V\overline{SH}/SUS = 0$				20	μA

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{BATT} = 12V, MINDAC = GND, V_{CC} = V_{DD}, V_{\overline{SH}/SUS} = 5.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}) (Note1)$ 


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>CC</sub> Output Voltage, Normal Operation	$V_{SH/SUS} = 5.5V, 6V < V_{BATT} < 28V$ 0 < I <sub>LOAD</sub> < 20mA	5.0		5.5	V
V <sub>CC</sub> Output Voltage, Shutdown	$\overline{SH}/SUS = GND$ , no load	3.5		5.5	V
V <sub>CC</sub> Undervoltage Lockout Threshold	V <sub>CC</sub> rising (leaving lockout)			4.5	V
VCC Undervoltage Lockout Threshold	V <sub>CC</sub> rising (entering lockout)	4.0			V
V <sub>CC</sub> POR Threshold	Rising edge	0.9		2.7	V
REF Output Voltage, Normal Operation	$4.5V < V_{CC} < 5.5V$ , $I_{LOAD} = 40\mu A$	1.96		2.04	V
GH1, GH2, GL1, GL2 On-Resistance	I <sub>TEST</sub> = 100mA			10	Ω
Maximum Current-Limit Threshold LX1-GND, LX2-GND (Fixed)	ILIM = VCC	180		220	mV
Maximum Current-Limit Threshold	$V_{ILIM} = 0.5V$	80		120	mV
LX1-GND, LX2-GND (Adjustable)	$V_{ILIM} = 2.0V$	360		440	IIIV
IFB Input Voltage Range		0		1.7	V
IFB Regulation Point	V <sub>MINDAC</sub> = 0, DAC code = 11111 binary	335		440	mV
IFB Input Bias Current		-1		+1	μA
IFB Lamp-Out Threshold		120		180	mV
VFB Input Voltage Range		-2		+2	V
VFB Input Bias Current	VFB = 0	-0.1		+0.1	μA
VFB Regulation Point		480		540	mV
VFB Zero-Voltage Crossing Threshold		-20		+20	mV
SHVSUS Input Low Voltage				0.8	V
SHVSUS Input High Voltage		2.1			V
SDA, SCL Input Low Voltage				0.8	V
SDA, SCL Input High Voltage		2.1			V
SDA Output Low Sink Current	$V_{CRF/SDA} = 0.4V$	4			mA

Note 1: Specifications to -40°C are guaranteed by design based on final test characterization results.

Note 2: Corresponds to 512 DPWM cycles or 65536 MODE cycles.


**Note 3:** The MODE pin thresholds are only valid while the part is operating. When in shutdown  $V_{REF} = 0$  and the part only differentiates between SMB mode and ADC mode. When in shutdown and with ADC mode selected the CRF/SDA and CTL/SCL pins are at high impedance and will not cause extra supply current when their voltages are not at GND or  $V_{CC}$ .


Note 4: The amplitude is measured with the following circuit:





## Typical Operating Characteristics

(VBATT = 12V, VCTL = VCRF, VMINDAC = 1V, MODE = GND, circuit of Figure 1, Table 4.)













1ms/div


SYNCHRONIZED DPWM (f<sub>MODE</sub> = 100kHz, DPWM = 50%)

















### **Typical Operating Characteristics (continued)**

(V<sub>BATT</sub> = 12V, V<sub>CTL</sub> = V<sub>CRF</sub>, V<sub>MINDAC</sub> = 1V, MODE = GND, circuit of Figure 1, Table 4.)



### \_Pin Description

4.60

4.55

4.50 <sup>(A)</sup> <sup>33</sup>A NMODINHS

4.40

4.35

PIN	NAME	FUNCTION
1	ILIM	Current-Limit Threshold Adjustment. Bias ILIM with a resistive voltage-divider between REF or V <sub>CC</sub> and GND. The current-limit threshold measured between LX_ and GND is 1/5th of the voltage at ILIM, ILIM adjustment range is 0 to 3V. Connect ILIM to V <sub>CC</sub> to set the default current-limit threshold to 0.2V.
2	REF	$2V$ Reference Output. Bypass REF to GND with a $0.1\mu\text{F}$ capacitor. REF is discharged to GND when shutdown.
3	MINDAC	DAC Zero-Scale Input. $V_{MINDAC}$ sets the D/A converter's minimum-scale output voltage. Disable DPWM by connecting MINDAC to $V_{CC}$ .
4	GND	System Ground. The GND input to the maximum and minimum current-limit comparators. The comparators sense the low-side FET NL1 and NL2 for zero-current crossing and current limit.
5	MODE	<ul> <li>Interface Selection Input and Sync Input for DPWM Chopping. The average voltage on the MODE pin selects one of three CCFL brightness control interfaces:</li> <li>MODE = V<sub>CC</sub> enables SMBus serial interface.</li> <li>MODE = GND enables the analog interface (positive analog interface mode), V<sub>CTL/SCL</sub> = 0 sets minimum brightness.</li> <li>MODE = REF enables the analog interface (reverse analog interface mode), V<sub>CTL/SCL</sub> = 0 sets maximum brightness.</li> <li>An AC clocking signal superimposed on the DC average MODE pin voltage can be used to synchronize the DPWM chopping frequency. See <i>Synchronizing the DPWM Frequency</i>.</li> </ul>
6	CRF/SDA	Reference and Serial Data Input. In analog interface mode, pin 6 is the reference input to the 5-bit brightness control ADC. Bypass CRF to GND with a 0.1µF capacitor. In SMBus Interface mode (MAX1895 only), SDA is an SMBus serial data input/open-drain output.

### Pin Description (continued)

PIN	NAME	FUNCTION
7	CTL/SCL	Brightness Control and Serial Clock Input. In analog interface mode, pin 7 is a CCFL brightness control input. CTL varies from 0V to REF to linearly control lamp brightness. In SMBus Interface mode (MAX1895 only), SCL is an SMBus serial clock input.
8	SH/SUS	Shutdown and Suspend Mode Control. In analog interface mode, pin 8 is an active-low shutdown input. In SMBus interface mode (MAX1895 only), pin 8 is an SMBus suspend control input.
9, 10, 11, 23	N.C.	No Connection. Not internally connected.
12	V <sub>DD</sub>	Power Supply for Gate Drivers. Connect $V_{DD}$ to the output of the linear regulator ( $V_{CC}$ ). Bypass $V_{DD}$ with a 0.1µF capacitor to PGND.
13	PGND	Power Ground. Gate-driver current flows through this pin.
14	GL2	Low-Side FET NL2 Gate-Driver Output
15	GL1	Low-Side FET NL1 Gate-Driver Output
16	GH1	High-Side FET NH1 Gate-Driver Output
17	LX1	Switching Node Connection. LX1 is the internal lower supply rail for the GH1 high-side gate driver. LX1 is also the sense input to the current comparators.
18	BST1	High-Side FET NH1 Driver Bootstrap Input. Connect BST1 through a diode to $V_{DD}$ and through a 0.1µF capacitor to LX1. (See Figure 1.)
19	BST2	High-Side FET NH2 Driver Bootstrap Input. Connect BST2 through a diode to $V_{DD}$ and through a 0.1µF capacitor to LX2. (See Figure 1.)
20	LX2	Switching Node Connection. LX2 is the internal lower supply rail for the GH2 high-side gate driver. LX2 is also the sense input to the current comparators.
21	GH2	High-Side FET NH2 Gate-Driver Output
22	V <sub>FB</sub>	Lamp-Output Feedback-Sense Input. The average value on $V_{FB}$ is regulated during startup and open-lamp conditions to 0.5V by controlling the on time of high-side switches. A capacitive voltage-divider between the CCFL lamp output and GND is sensed to set the maximum average lamp output voltage.
24	IFB	Lamp Current-Sense Input. The voltage on IFB is used to regulate the lamp current. If the IFB input falls below 150mV for 2 seconds, then the MAX1895/MAX1995 signals an open-lamp fault.
25	CCI	Current-Loop Compensation Pin. CCI is the output of the current-loop transconductance amplifier (GMI) that regulates the CCFL current. The CCI voltage controls the time interval in which full- bridge applies the input voltage (BATT) to transformer network. Connect CCI to GND through a 0.1µF capacitor. CCI is internally discharged to GND in shutdown.
26	CCV	Voltage-Loop Compensation Pin. CCV is the output of the voltage-loop transconductance amplifier (GMV) that regulates the maximum average secondary transformer voltage. Load CCV to GND with a 10nF capacitor. The pin voltage controls the time interval that the full bridge applies the input voltage (BATT) to transformer network. CCV is internally discharged to GND in shutdown.
27	BATT	Supply Input. Input to the internal 5.3V linear regulator that provides power (V <sub>CC</sub> ) to the chip. Bypass BATT to GND with a $0.1\mu$ F capacitor.
28	V <sub>CC</sub>	5.3V Linear-Regulator Output. V <sub>CC</sub> is the supply voltage for the MAX1895. Bypass V <sub>CC</sub> to GND with a 0.47 $\mu$ F ceramic capacitor. V <sub>CC</sub> can also be connected to BATT if V <sub>BATT</sub> < 5.5V.




Figure 1. Standard Application Circuit

### **Detailed Description**

The MAX1895/MAX1995 are optimized to drive coldcathode fluorescent lamps (CCFL) using a synchronized full-bridge inverter architecture. The drive to the full-bridge MOSFETs is synchronized to the resonant frequency of the tank circuit so that the CCFL's fullstrike voltage develops for all operating conditions. The synchronized architecture provides near sinusoidal drive waveforms over the entire input range to maximize the life of CCFLs. The MAX1895/MAX1995 operate over a wide input voltage range (4.6V to 28V), achieve high efficiency, and maximize dimming range.

The MAX1895/MAX1995 regulate the brightness of a CCFL in 3 ways:

- 1) Linearly controlling the lamp current.
- 2) Digitally pulse-width modulating (or chopping) the lamp current (DPWM).
- Using both methods simultaneously for widest dimming range.

DPWM is implemented by pulse-width modulating the lamp current at a rate faster than the eye can detect.

The MAX1895/MAX1995 include a 5.3V linear regulator to power the drivers for full-bridge switches, the synchronizable DPWM oscillator, and most of the internal circuitry. The MAX1895 is very flexible and can be controlled with an analog interface or with an SMBus interface. The MAX1995 only supports analog interface.






Figure 2. Resonant Operation

#### **Resonant Operation**

The MAX1895/MAX1995 drive the four N-channel power MOSFETs that make up the zero-voltage switching (ZVS) full-bridge inverter as shown in Figure 1. The LX1 and LX2 switching nodes are AC coupled to the primary side of the transformer.

Assume that NH1 and NL2 are turned on at the beginning of the cycle as shown in Figure 2(a). The primary current flows through MOSFET NH1, DC blocking cap C2, the primary side of transformer T1, and finally MOS-FET NL2. During this interval, the primary current ramps up until the controller turns off NH1. When NH1 is off, the primary current forward biases the body diode of NL1 and brings the LX1 node down as shown in Figure 2(b). When the controller turns on NL1, its drain-tosource voltage is near zero because its forward-biased body diode clamps the drain. Since NL2 is still on, the primary current flows through NL1, C2, the primary side of T1, and finally NL2. Once the primary current drops to the minimum current threshold (6mV/RDSON), the controller turns off NL2. The remaining energy in T1 charges up the LX2 node until the body diode of NH2 is forward biased. When NH2 turns on, it does so with near zero drain-to-source voltage. The primary current reverses polarity as shown in Figure 2(c), beginning a new cycle with the current flowing in the opposite direction, with NH2 and NL1 on. The primary current ramps up until the controller turns off NH2. When NH2 is off, the primary current forward biases the body diode of NL2, and brings the LX2 node down as shown in Figure 2(d). After the LX2 node goes low, the controller losslessly turns on NL2. Once the primary current drops to the minimum current threshold, the controller turns off NL1. The remaining energy charges up the LX1 node until the body diode of NH1 is forward biased. Finally, NH1 losslessly turns on, beginning a new cycle as shown in Figure 2(a).




Figure 3. Equivalent Circuit


Note that switching transitions on all four power MOSFETs occur under ZVS conditions, which reduces transient power losses and EMI.

The equivalent circuit of the resonant tank is shown in Figure 3. The resonant frequency is determined by the RLC resonant tank elements: C<sub>S</sub>, C<sub>P</sub>, L<sub>L</sub>, and RB. CS is the series capacitance on the primary side of the transformer. C<sub>P</sub> is the parallel cap on the transformer's secondary. L<sub>L</sub> is the transformer secondary leakage inductance. RB is an idealized resistance which models the CCFL load in normal operation.

#### **Current and Voltage Control Loops**

The MAX1895/MAX1995 use a current loop and a voltage loop to control the energy applied to the CCFL. The current loop is the dominant control in setting the lamp brightness. The rectified lamp current is measured with a sense resistor in series with the CCFL. The voltage across this resistor is applied to the IFB input to regulate the average lamp current. The voltage loop controls the voltage across the lamp and is active during the beginning of DPWM on-cycles and the open-lamp fault condition. It limits the energy applied to the resonant network once the transformer secondary voltage is above the threshold of 500mV average measured at VFB.

Both voltage and current circuits use transconductance-error amplifiers to compensate the loops. The voltage-error amplifier creates an error current based upon the voltage difference between VFB and the internal reference level (typically 500mV) (Figure 4). The error current is then used to charge and discharge a capacitor at the CCV output (C<sub>CCV</sub>) to create an error voltage C<sub>CCV</sub>. The current loop produces a similar signal at CCI based on the voltage difference between IFB and the dimming control signal. This signal is set by



When DPWM is employed, the two control loops work together to limit the transformer voltage and to allow wide dimming range with good line rejection. During the DPWM off-cycle, V<sub>CCV</sub> is set to 1.2V and the current-loop error amplifier output is high impedance. V<sub>VFB</sub> is set to 0.6V to create a soft-start at the beginning of each DPWM on-cycle in order to avoid overshoot on the transformer's secondary. When the transconductance amplifier in the current loop is high impedance, it acts like a sample-and-hold circuit, to keep V<sub>CCI</sub> from changing during the off-cycles. This action allows the current control loop to regulate the average lamp current.

See the *Current Sense Resistor* and the *Voltage Sense Capacitors* sections for information regarding setting the current- and voltage-loop thresholds.

#### Startup

Operation during startup differs from the steady-state condition described in the current and voltage loop section. Upon power-up,  $V_{CCI}$  slowly rises, increasing the duty cycle, which provides soft-start. During this time,  $V_{CCV}$ , which is the faster control loop, is limited to 150mV above  $V_{CCI}$ . Once the secondary voltage reaches the strike voltage, the lamp current begins to increase. When the lamp current reaches the regulation point,  $V_{CCI}$  exceeds  $V_{CCV}$  and it reaches steady state. With MINDAC =  $V_{CC}$ , DPWM is disabled and the current loop remains in control regulating the lamp current.

#### **Feed-Forward Control**

The MAX1895/MAX1995 have a feed-forward control circuit, which influences both control loops. Feed-forward control instantly adjusts the  $t_{ON}$  time to changes in input voltage. This feature provides immunity to changes in input voltage at all brightness levels and makes compensation over wide input ranges easier. The feed-forward circuit improves line regulation for short DPWM on times and makes startup transients less dependent on input voltage.

Feed-forward control is implemented by varying the internal voltage ramp rate. This has the effect of varying toN as a function of input voltage while maintaining about the same signal levels at  $V_{CCI}$  and  $V_{CCV}$ . Since the required voltage change across the compensation capacitors is minimal, the controller's response to change in V<sub>BATT</sub> is essentially instantaneous.




Figure 4. Functional Diagram

#### Transient Overvoltage Protection from Dropout

The MAX1895/MAX1995 are designed to maintain tight control of the transformer secondary under all transient conditions including dropout. To maximize run time, it is desirable to allow the circuit to operate in dropout at extremely low battery voltages where the backlight's performance is not critical. When VBATT is very low, the controller can lose regulation and run at maximum duty cycle. Under these circumstances, a transient overvoltage condition could occur when the AC adapter is suddenly applied to power the circuit. But the feed-forward circuitry minimizes variations in lamp voltage due to such input voltage steps. The regulator also clamps the voltage on VCCI. Both features ensure that overvoltage

transients do not appear on the transformer when leaving dropout.

The V<sub>CCI</sub> clamp is unique in that it limits at the peaks of the voltage-ramp generator. As the circuit reaches dropout, V<sub>CCI</sub> approaches the peaks of the ramp generator in order to reach maximum t<sub>ON</sub>. If V<sub>BATT</sub> decreases further, the control loop loses regulation and V<sub>CCI</sub> tries to reach its positive supply rail. The clamp on V<sub>CCI</sub> prevents this from happening and V<sub>CCI</sub> rides just above the peaks of the PWM ramp. If V<sub>BATT</sub> continues to decrease, the feed-forward PWM ramp generator loses amplitude and the clamp drags V<sub>CCI</sub> down with it to a voltage below where V<sub>CCI</sub> would have been if the circuit were not in dropout. When V<sub>BATT</sub> suddenly steps out of dropout, V<sub>CCI</sub> is still low and maintains the drive on the transformer at the old dropout level. The control

MAX1895/MAX1995

#### Table 1. Interface Modes

DIGITAL INTERFACE (MAX1895 ONLY)			ITERFACE		
PIN	MODE = VCC	MODE = REFMODE = GNDVCTL/SCL = 0 = maximum brightnessVCTL/SCL = 0 = minimum brightness			
<b>SH</b> /SUS	SMBus suspend	Logic level shutdown control input			
CRF/SDA	SMBus data I/O	Reference input for minimum brightness Reference input for maxim			
CTL/SCL	SMBus clock input	Analog control input to set brightness (range from 0 to CRF/SDA)			

loop then slowly corrects and increases  $\mathsf{V}_{\mathsf{CCI}}$  to bring the circuit back into regulation.

#### Interface Selection

Table 1 describes the functionality of SH/SUS, CRF/SDA, and CTL/SCL in each of the MAX1895's three interface modes. The MAX1895 features both an SMBus Digital Interface and an Analog Interface. Note that the MODE signal can also synchronize the DPWM frequency. (See *Synchronizing the DPWM Frequency.*)

#### **Dimming Range**

The brightness is controlled by either the Analog Interface (for both MAX1895 and MAX1995, see *Analog Interface* section) or the SMBus Interface (for MAX1895 only, see *SMBus Interface* section). The brightness of the CCFL is adjusted in the following three ways:

- 1) Lamp-current control, where the magnitude of the average lamp current is adjusted.
- 2) DPWM control, where the average lamp current is pulsed to the set level with a variable duty cycle.
- 3) The combination of the first two methods.

In each of the three methods, a 5-bit brightness code is generated from the selected interface and is used to set the lamp current and/or DPWM duty cycle.

The 5-bit brightness code defines the lamp current level with 00000\b representing minimum lamp current and 11111\b representing maximum lamp current. The average lamp current is measured across an external sense resistor (see *Current-Sense Resistor* section). The voltage on the sense resistor is measured at IFB. The brightness code adjusts the regulation voltage at IFB (VIFB). The minimum average VIFB is VMINDAC/5 (VMINDAC = 0~2V) and the maximum average is set by the following formula:

 $V_{IFB} = V_{REF} \times 31/160 + V_{MINDAC}/160$ 

which is between 387.5mV and 400mV.

If VIFB does not exceed 150mV peak (which is about 47.7mV/R1 RMS lamp current) for greater than 2s, the MAX1895/MAX1995 assumes a lamp-out condition and shuts down (see *Lamp-Out Detection* section).

The equation relating brightness code to IFB regulation voltage is:

$$V_{IFB} = V_{REF} \times n/160 + V_{MINDAC} \times (32 - n)/160$$

where n is the brightness code.

To always use maximum average lamp current when using DPWM control, set  $V_{\mbox{MINDAC}}$  to  $V_{\mbox{REF}}.$ 

DPWM control works similarly to lamp-current control as it also responds to the 5-bit brightness code. A brightness code of 00000\b corresponds to a 9% DPWM duty cycle and a brightness code of 11111\b corresponds to a 100% DPWM duty cycle. The duty cycle changes by 3.125% per step, but codes 00000\b to 00011\b all produce 9% (Figure 5).


To disable DPWM and always use 100% duty cycle, set V<sub>MINDAC</sub> to V<sub>CC</sub>. Note that with DPWM disabled, the equations shown above should assume V<sub>MINDAC</sub> = 0 instead of V<sub>MINDAC</sub> = V<sub>CC</sub>. Table 2 describes MIN-DAC's functionality and Table 3 shows some typical settings for the brightness adjustment.

In normal operation, V<sub>MINDAC</sub> is set between 0 and V<sub>REF</sub> and the MAX1895/MAX1995 use both lamp-current control and DPWM control to vary the lamp brightness. In this mode, lamp-current control regulates the average lamp current during a DPWM on-cycle.

#### **Analog Interface and Brightness Code**

The MAX1895/MAX1995's analog interface uses an internal ADC with 1-bit hysteresis to generate the brightness code used to dim the lamp (see *Dimming Range* section). CTL/SCL is the ADC's input and CRF/SDA is its reference voltage. The ADC can operate in either positive-scale ADC mode or negative-scale ADC mode. In positive-scale ADC mode, the brightness code increases from 0 to 31 as V<sub>CTL</sub> increases from 0 to V<sub>CRF</sub>. In








Figure 5. DPWM Settings

### **Table 2. MINDAC Functionality**

CONDITION	FUNCTION
MINDAC = V <sub>CC</sub>	DPWM disabled (always on 100% duty cycle). Operates in lamp-current control only. (Use V <sub>MINDAC</sub> = 0 in the equations.)
MINDAC = REF	DPWM control enabled, duty cycle ranges from 9% to 100%. Lamp-current control is disabled (always maximum current).
$0 \le V_{MINDAC} < V_{REF}$	The device uses both lamp-current control and DPWM.

### **Table 3. Brightness Adjustment Ranges**

RANGE	POSITIVE-SCALE ADC MODE	NEGATIVE-SCALE ADC MODE	SMBus	DAC OUTPUT	DPWM DUTY CYCLE	COMBINED POWER LEVEL
Maximum Brightness	MODE = GND VCRF/SDA = VCTL/SCL	MODE = REF V <sub>CRF/SDA</sub> = 0	Bright [4:0] = 11111	Full-scale DAC output = 387.5mV	100%	100%
Minimum Brightness	MODE = GND VCRF/SDA = 0 VMINDAC = 1/3VREF	MODE = REF VCRF/SDA = VCTL/SCL VMINDAC = 1/3VREF	Bright [4:0] = 00000 VMINDAC = 1/3VREF	Zero-scale DAC output = VMINDAC / 5	9%	3%

Note: The current level range is solely determined by the MINDAC to REF ratio and is externally set.

negative-scale mode, the brightness scale decreases from 31 to 0 as  $V_{\mbox{CTL}}$  increases from 0 to  $V_{\mbox{CRF}}.$ 

The analog interface's internal ADC uses 1-bit hysteresis to keep the lamp from flickering between two codes. V<sub>CTL</sub>'s positive threshold (V<sub>CTL(TH)</sub>) is the voltage required to transition the brightness code as V<sub>CTL</sub> increases and can be calculated as follows:

M/XI/M

 $V_{CTL(TH)} = (n + 2)/33 V_{CRF}$  (Positive-Scale ADC mode, MODE = GND)

 $V_{CTL}$ 's negative threshold is the voltage required to transition the brightness code as  $V_{CTL}$  decreases and can be calculated as follows:

 $V_{CTL(TH)} = n/33 V_{CRF}$  (Positive-Scale ADC mode, MODE = GND)

V<sub>CTL(TH)</sub> = (31 - n)/33 V<sub>CRF</sub> (Negative-Scale ADC mode, MODE = REF)

where n is the brightness code. See Figure 7 for a graphical representation of the thresholds.

See the *Digital Interface* section for instructions on using the SMBus interface.

Unlike conventional dimming control circuits that have separate supplies and require additional minimum brightness circuitry, the MAX1895/MAX1995 provide dedicated pins for dimming control. The advantages of




Figure 7. Brightness Code




Figure 8. Analog Interface for Dimming

the MAX1895/MAX1995's analog interface are illustrated in Figure 8. The analog interface is very simple in that the output voltage range of the dimming control circuit matches the input voltage range of the inverter control IC. With this method it is possible to guarantee the maximum dimming range (Figure 9). For the conventional interface, the control voltage and the input voltage have different ranges. To avoid nonuniform lighting across the CCFL tube, or the "thermometer effect", the lower limits of maximum and minimum control voltages have to be above the upper limits of the maximum and minimum input voltages, respectively. Therefore, the useful dimming range is reduced. For the MAX1895/MAX1995's analog interface, the control voltage has the same range as the input voltage, so the useful dimming range is maximized.

#### Synchronizing the DPWM Frequency

MODE has two functions: one is to select the Interface mode as described in *Interface Selection* and the other is to synchronize the DPWM "chopping" frequency to an external signal to prevent unwanted artifacts in the display screen.

To synchronize the DPWM frequency, connect MODE to V<sub>CC</sub>, REF, or GND through a 10k $\Omega$  resistor. Then connect a 500pF capacitor from an AC signal source to MODE as shown in Figure 10. The amplitude of the AC signal must be at least 2V peak-to-peak but no greater than 5V peak-to-peak for accurate operation. The transition time of the AC signal should be less than 200µs. The synchronization range is 32kHz to 100kHz, which

MAX1895/MAX1995




Figure 9. Useful Dimming Range

corresponds to a DPWM frequency range of 250Hz to 781Hz (128 MODE pulses per DPWM cycle). High DPWM frequencies limit the dimming range. See *Loop Compensation* for more information concerning high DPWM frequencies.

A simple oscillator circuit as shown in Figure 11 can be used to generate the synchronization signal. The core of the oscillator is the MAX9031, which is a low-cost, single-supply comparator in a 5-pin SC70 package. The V<sub>CC</sub> and REF of the MAX1895/MAX1995 provide the supply voltage and the reference voltage for the oscillator. The positive threshold of the oscillator is:  $V_{TH+} = (V_{CC} + V_{REF})/2$ . The negative threshold is given by:  $V_{TH+} = V_{REF}/2$ . The frequency of the oscillator is calculated as follows:

$$=\frac{1}{\text{RCIn}\frac{V_{\text{TH+}}(V_{\text{CC}}-V_{\text{TH-}})}{V_{\text{TH-}}(V_{\text{CC}}-V_{\text{TH+}})}}$$

f

For C = 330pF, a  $13k\Omega$  resistor generates a 100kHz signal and a  $39k\Omega$  resistor generates a 32kHz signal.






Figure 10. DPWM Synchronization

#### **POR and UVLO**

The MAX1895/MAX1995 include power-on reset (POR) and undervoltage lockout (UVLO) circuits. The POR resets all internal registers such as DAC output, fault conditions, and all SMBus registers. POR occurs when  $V_{CC}$  is below 1.5V. The SMBus input-logic thresholds are only guaranteed to meet electrical characteristic limits for  $V_{CC}$  as low as 3.5V, but the interface will continue to function down to the POR threshold.

The UVLO is activated and disables both high-side and low-side switch drivers when V<sub>CC</sub> is below 4.2V (typ).

#### Low-Power Shutdown

When the MAX1895/MAX1995 are placed in shutdown, all functions of the IC are turned off except for the 5.3V linear regulator that powers all internal registers and the SMBus interface (MAX1895 only). The SMBus interface is accessible in shutdown. In shutdown, the linear regulator output voltage drops to about 4.5V and the supply current is 6 $\mu$ A (typ), which is the required power to maintain all internal register states. While in shutdown, lamp-out detection and short-circuit detection latches are reset. The device can be placed into shutdown by either writing to the shutdown mode register (MAX1895 SMBus mode only) or with SH/SUS.

#### Lamp-Out Detection

For safety, the MAX1895/MAX1995 monitor the lamp current to detect the open-lamp fault. When the peak voltage on IFB drops below 150mV (IFB regulation point must be set above 48mV) the lamp-out timer starts. Before the timer times out, V<sub>CCI</sub> increases the secondary voltage in an attempt to maintain lamp-current regulation. As V<sub>CCI</sub> rises, V<sub>CCV</sub> rises with it until the secondary voltage reaches its preset limit. At this point, V<sub>CCV</sub> stops and limits the secondary voltage by limiting ton. Because V<sub>CCV</sub> is limited to 150mV above V<sub>CCI</sub> the






Figure 11. A Simple RC Oscillator

voltage control loop is able to quickly limit the secondary voltage. Without this clamping feature, the transformer voltage would overshoot to dangerous levels because V<sub>CCV</sub> would take more time to slew down from its supply rail. If the peak voltage on IFB does not rise above 150mV before timeout, the MAX1895/MAX1995 shut down the full bridge.

#### **Overcurrent Fault Detection** and Protection

The MAX1895/MAX1995 sense overcurrent faults on each switching cycle. The current comparator monitors the voltage drop from LX\_ to GND. If the voltage exceeds the current-limit threshold, the regulator turns off the high-side switch to prevent the transformer primary current from increasing further.

#### **Applications Information**

The MAX1895's standard application circuit, shown in Figure 1, regulates the current of a 4.5W CCFL. The IC's analog voltage interface sets the lamp brightness with a greater than 30 to 1 power adjustment range. This circuit operates from a wide supply voltage range of 4.6V to 28V. Typical applications for this circuit include notebook, desktop monitor, and car navigation displays. Table 4 shows the recommended components for the power stage of the 4.5W application. To select the correct component values, several  $C_{CFL}$  parameters (Table 6) and the DC input characteristics must be specified.

#### **MOSFETs**

The MAX1895/MAX1995 require four external switches NL1, NL2, NH1, and NH2 to form a full bridge to drive CCFL. The regulator senses drain-to-source voltage of NL1 and NL2 to detect the transformer primary minimum current crossing and overcurrent fault condition.

### Table 4. Components for the Standard Application Circuit

DESIGNATION	DESCRIPTION	RECOMMENDED DEVICE	MANUFACTURER
		TMK325BJ475MN	Taiyo Yuden
C1	4.7µF, 25V, X5R ceramic capacitor	C3225X7R1E475M	www.t-yuden.com TDK www.tdk.com
C2	1µF, 25V, X7R ceramic capacitor	TMK316BJ105KL C3216X7R1E105K	Taiyo Yuden TDK
C3	15pF, 3.1kV, high-voltage ceramic capacitor	GHM1038-SL-150J-3K C4520C0G3F150K	Murata www.murata.com TDK
C4	0.015µF, 16V, X7R ceramic capacitor	EMK105BJ153KV GRM36X7R153K016	Taiyo Yuden Murata
C5, C6, C7, C8, C10	0.1µF,10V, X5R ceramic capacitors	LMK105BJ104MV GRM36X5R104K010 C10055R1A104K	Taiyo Yuden Murata TDK
C9	0.01µF, 16V, X7R ceramic capacitor	ECJ-0EB1C103K	Panasonic www.panasonic.com
D1	100mA dual-series diode	MMBD4148SE MMBD7000 CMPD7000	Fairchild Semiconductor www.fairchildsemi.com General Semiconductor www.gensemi.com Central Semiconductor www.centralsemi.com
D2	100mA dual Schottky diode common anode	BAT54AW CMSSH-3A	Diodes Incorporates www.diodes.com Central Semiconductor
NH1/NL1, NH2/NL2	Dual N-channel MOSFETs (30V, 0.095Ω, SOT23-6)	FDC6561AN TPC6201	Fairchild Semiconductor Toshiba www.toshiba.com
R1	150 $Ω$ ±1% resistor		
R2	$2k\Omega \pm 5\%$ resistor		
R3	100k $\Omega$ ±1% resistor		
R4	49.9k $\Omega$ ±1% resistor		
T1	1:100 transformer	T912MG-1018	Toko www.tokoam.com

R<sub>DSON</sub> of NL1 and NL2 should be matched. Select a dual logic-level N-channel MOSFET with low R<sub>DSON</sub> to minimize conduction loss for NL1/NL2 and NH1/NH2 (Fairchild FDC6561). The regulator softly turns on each of four switches in the full bridge. ZVS (zero-voltage switching) occurs when the external power MOSFETs

are turned on while their respective drain-to-source voltages are near zero volts. ZVS effectively eliminates the MOSFET transition losses caused by C<sub>RSS</sub> (drain-to-source capacitance) and parasitic capacitance discharge. ZVS improves efficiency and reduces switching-related EMI.



MAX1895/MAX1995

#### **Current-Sense Resistor**

The MAX1895/MAX1995 regulate the CCFL average current through the sense resistor R1 in Figure 1. The voltage at IFB is the half-wave rectified representation of the current through the lamp. The inverter regulates the average voltage at IFB, which is controlled by either the analog interface or the SMBus interface. To set the maximum lamp RMS current, determine R1 as follows: R1 = 0.444V/ICCFL, RMS, MAX, where ICCFL, RMS, MAX is the maximum RMS lamp current. MINDAC and the wave shape influence the actual maximum RMS lamp current. If necessary, use an RMS current meter to make final adjustments to R1.

#### **Voltage-Sense Capacitors**

The MAX1895/MAX1995 limit the transformer secondary voltage during open-lamp fault through the capacitive divider C3/C4. The voltage of V<sub>FB</sub> is proportional to CCFL voltage. To set the maximum RMS secondary transformer voltage, choose C3 around 10pF to 22pF, and select C4 such that C4 = V<sub>T(MAX)</sub>/1.11V x C3, where V<sub>T(MAX)</sub> is the maximum RMS secondary transformer voltage (above the strike voltage). R2 sets the V<sub>FB</sub> DC bias point to 0V. Choose R2 =10/(C4 × 6.28 × F<sub>SW</sub>), where F<sub>SW</sub> is the nominal resonant operating frequency.

#### Loop Compensation

CCI sets the speed of the current loop that is used during startup, maintaining lamp current regulation, and during transients caused by changing the lamp-current settling. The typical CCI capacitor value is  $0.1\mu$ F. Larger values limit lamp-current overshoot, but increase setting time. Smaller values speed up its response time, but extremely small values can lead to instability.

CCV sets the speed of the voltage loop that affects startup, DPWM transients and operation in an opentube fault condition. If DPWM is not used, the voltage control loop should only be active during startup or an open-lamp fault. The CCV capacitor typical value is  $0.01\mu$ F. Use the smallest value of CCV capacitor necessary to set an acceptable fault-transient response and not cause excessive ringing at the beginning of a DPWM pulse. Larger CCV capacitor values reduce transient overshoot, but can degrade regulation at low DPWM duty cycles by increasing the delay to strike voltage.

#### **Resonant Components**

The MAX1895/MAX1995 work well with air-gap transformers with turns ratio N in the order of NP:NS = 1:90 to 1:100 for most applications. The transformer secondary resonant frequency must be controlled. A low-profile CCFL transformer typically operates between



50kHz (F<sub>min</sub>) and 200kHz (F<sub>max</sub>). The transformer T1, the DC blocking capacitor C2, the parallel capacitor C3, and the CCFL lamp form a resonant tank. The resonant frequency is determined by the transformer secondary leakage inductance L, C2, and C3. The tank is a bandpass filter whose lower frequency is bounded by L, N, and C2. N is the transformer's turns ratio. Choose  $C2 \le N^2$  (10 × F<sup>2</sup><sub>MIN</sub> × L). The upper frequency is bounded by L and C3. Choose C3 ≥ 1/(40 × F<sup>2</sup><sub>MIN</sub> × L).

#### **Other Components**

The high-side MOSFET drivers (GH1 and GH2) are powered by the external bootstrap circuit formed by D2, C5 and C6. Connect BST1/BST2 through a dual signal-level Schottky diode D2 to V<sub>DD</sub>, and connect it to LX1/LX2 with 0.1µF ceramic capacitors. Use a dual-series signal-level diode (D1) to generate the half-wave rectified current-sense voltage across R1. The current through these diodes is the lamp current.

#### **Dual-Lamp Regulator**

The MAX1895/MAX1995 can be used to drive two CCFL tubes as shown in Figure 12. See Table 5 for component selection. The circuit consists of two identical transformers with primary windings connected in parallel and secondary windings in series. The two transformers can also be replaced with a single transformer, which has one primary winding and two secondary windings. The advantage of the series secondary windings is that the same current flows through both lamps resulting in approximately the same brightness.

In normal operation, C12 is charged to approximately 6V biasing N1 on, which permits current to flow in the loop as follows: in the first half-cycle, current flows through the secondary winding of T1, CCFL1, diode D1, MOSFET N1, sense resistor R1, Zener diode D4 (forward bias), CCFL2, finally returning to T2. In the second half-cycle the lamp current flows through T2, CCFL2, D4 (breakdown), D3 (forward bias), CCFL1, and back to T1.

The roundabout path of current flow is necessary in order to detect an open-lamp condition when either CCFL is removed. If CCFL1 is open, the lamp current cannot flow through the sense resistor R1. When IFB drops below 150mV the controller detects the condition and shuts down after a 2s delay. During the delay current can flow from T2 through CCFL2, D4 (breakdown), and R6 back to T2. If CCFL2 is removed, the voltage across D4 drops to zero and C11 is discharged through R5. N1 is biased off which forces the voltage at IFB to drop to zero once again. During the 2s turn-off delay, current flows from T1 to CCFL1 through D3




Figure 12. Dual-Lamp Application Circuit

(breakdown) and R6 back to T1. D3 clamps the drain of N1 enabling the use of a MOSFET with modest breakdown characteristics.

The secondary voltages of both transformers are monitored through the two identical capacitive voltage dividers (C3/C4 and C13/C11). The dual diode D6 rectifies the two sensed voltages and passes the signal to the VFB pin. A full-wave rectified sinusoidal waveform appears at the VFB pin. The RMS value of this new VFB signal is greater than the half-wave rectified signal in the single-lamp application. To compensate for the waveform change and the forward voltage drop in the diodes, the capacitive voltage-divider ratio must be decreased. Choose C3 around 10pF to 22pF, and select C4 according to C4 = VT, MAX /1.33V x C3, where  $V_{\text{T, MAX}}$  is the maximum transformer secondary RMS voltage.

#### Layout Guidelines

Careful PC board layout is critical to achieve low switching losses and clean, stable operation. The high voltage and switching power stages require particular attention (Figure 13). The high-voltage sections of the layout need to be well separated from the control circuit. Most layouts are constrained to long narrow PC boards, so this separation occurs naturally. Follow these guidelines for good PC board layout:

1) Keep the high-current paths short and wide, especially at the ground terminals. This is essential for stable, jitter-free operation, and high efficiency.



MAX1895/MAX1995

### Table 5. Components for the Dual-Lamp Application Circuit

DESIGNATION	DESCRIPTION	RECOMMENDED DEVICE	MANUFACTURER
C1	4.7µF, 25V, X5R ceramic capacitor	TMK325BJ475MN C3225X7R1E475M	Taiyo Yuden www.t-yuden.com TDK www.tdk.com
C2	1µF, 25V, X7R ceramic capacitor	TMK316BJ105KL C3216X7R1E105K	Taiyo Yuden TDK
C3, C13	15pF, 3.1kV, high-voltage ceramic capacitors	GHM1038-SL-150J-3K C4520C0G3F150K	Murata www.murata. TDK
C4, C11	0.015µF, 16V, X7R ceramic capacitors	EMK105BJ153KV GRM36X7R153K016	Taiyo Yuden Murata
C5, C6, C7, C8, C10, C12	0.1µF, 10V, X5R ceramic capacitors	LMK105BJ104MV GRM36X5R104K010 C1005X5R1A104K	Taiyo Yuden Murata TDK
C9	0.01µF, 16V, X7R ceramic capacitor	ECJ-0EB1C103K	Panasonic www.panasonic.com
D1, D5	100mA diodes	MMBD4148 IMBD4148 MMBD4148	Fairchild Semiconductor www.fairchildsemi.com General Semiconductor www.gensemi.com Diodes Incorporated www.diodes.com
D2	100mA dual Schottky diode, common anode	BAT54AW CMSSH-3A	Diodes Incorporated Central Semiconductor www.centralsemi.com
D3, D4	6.2V zener diodes	CMPZ5234B BZX84C6V2	Central Semiconductor Diodes Incorporated
D6	Dual diode, common cathode	CMPD2838 BAV70	Central Semiconductor Diodes Incorporated
N1	N-channel MOSFET (SOT23)	2N7002 2N7002 2N7002	Fairchild Semiconductor General Semiconductor Central Semiconductor
NH1/NL1, NH2/NL2	Dual N-channel MOSFETs (30V, 0.095Ω, SOT23-6)	FDC6561AN TPC6201	Fairchild Semiconductor Toshiba www.toshiba.com
R1	$150\Omega \pm 1\%$ resistor		
R2, R6	$2k\Omega \pm 5\%$ resistors		
R3	100k $\Omega$ ±1% resistor		
R4	49.9k $\Omega$ ±1% resistor		
R5	1k $\Omega$ ±5% resistor		
R7	20k $\Omega$ ±5% resistor		
T1, T2	1:100 transformers	T912MG-1018	Toko www.tokoam.com






Figure 13. Layout Example

### Table 6. CCFL Specifications

SPECIFICATION	SYMBOL	UNITS	DESCRIPTION
CCFL Minimum Strike Voltage ("Kick-Off Voltage")	Vs	V <sub>RMS</sub>	Although CCFLs typically operate at <550V <sub>RMS</sub> , a higher voltage (up to 1000V <sub>RMS</sub> and beyond) is required initially to start the tube. The strike voltage is typically higher at cold temperatures and at the end of life of the tube.
CCFL Typical Operating Voltage ("Lamp Voltage")	VL	V <sub>RMS</sub>	Once a CCFL has been struck, the voltage is required to maintain light output falls to approximately 550V <sub>RMS</sub> . Shorter tubes may operate on as little as $250V_{RMS}$ . The operating voltage of the CCFL stays relatively constant, even as the tube's brightness is varied.
CCFL Maximum Operating Current ("Lamp Current")	١L	mA <sub>RMS</sub>	The maximum AC current through a CCFL is typically 5mA <sub>RMS</sub> . DC current is not allowed through CCFLs. The maximum lamp current is set by the sense resistor, R1, and the maximum brightness setting. R1 = $2.2 \times V_{IFBMAX}/I_{LMAX}$ .
CCFL Maximum Frequency ("Lamp Frequency")	fL	kHz	The maximum AC lamp-current frequency. The MAX1895/MAX1995 are designed to operate between 20kHz and 300kHz.

- 2) Utilize a star ground configuration for power and analog grounds. The power ground and analog ground should be completely isolated—meeting only at the center of the star. The center should be placed at the backside contact to the QFN package. Using separate copper planes for these planes may simplify this task. Quiet analog ground is used for REF, CCV, CCI, RX, and MINDAC (if a resistive voltage-divider is used).
- Route high-speed switching nodes away from sensitive analog areas (IFB, VFB, REF, ILIM). Make all pinstrap control input connections (ILIM, etc.) to analog ground or V<sub>CC</sub> rather than power ground or V<sub>DD</sub>.
- 4) Mount the decoupling capacitor from  $V_{CC}$  to GND as close as possible to the IC with dedicated traces that are not shared with other signal paths.
- 5) The current sense paths for LX1 and LX2 to GND must be made using Kelvin sense connections to guarantee the current-limit accuracy. With SO-8 MOSFETs, this is best done by routing power to the MOSFETs from outside using the top copper layer, while connecting GND and LX inside (underneath) the SO-8 package.
- 6) Ensure the feedback connections are short and direct. To the extent possible, IFB and V<sub>FB</sub> connections should be far away from the high voltage traces and the transformer.
- 7) To the extent possible, high-voltage trace clearance on the transformer's secondary should be widely separated. The high voltage traces should also be separated from adjacent ground planes to prevent capacitive coupling losses.



Writ	te-Byte Fori	nat												
	S A	DDRE	SS		WR AC	к	со	MMAN	D AC	к	0	DATA	ACK	Р
		7 bits	S		1b 1k	)	1	8 bits	1b		8	3 bits	1b	
		Addre	ess			wh	mmanc ich regi ting to	,			,	e: data goes into command byte	the regis	ter
неа S	ADDRES		WR	АСК	СОММА	ND	ACK	S	ADDRESS	RD	ACK	DATA		Р
	7 bits		1b	1b	8 bits	3	1b		7 bits	1b	1b	8 bits	1b	
Sen	Slave Add d-Byte Forn				Command I which regis reading fror	ster you	u are	Recei	Slave Address due to chang flow direction <b>ve-Byte Forr</b>	ge in d		Data Byte: read the register set command byte		
s	ADDRESS	WR	AC	к	COMMAND	ACK	Р	S	ADDRESS	RD	ACK	DATA		Р
	7 bits	1b	1k	2	8 bits	1b			7 bits	1b	1b	8 bits	1b	
	Start conditior Stop conditior	n /	Ack= /	wi sh ed = S Ackne	ommand Byte ith no data; us not command <i>Slave transmis</i> owledged = 0 knowledged	sually u ssion )	sed for WR			5		Data Byte: reads the register col by the last rea write-byte tran also used for SN Response return	mmande .d-byte c smissior MBus Ale	d or i;

Figure 14. SMBus Protocols

 The traces to the capacitive voltage-divider on the transformer's secondary need to be widely separated to prevent arcing. Moving these traces to opposite sides of the board can be beneficial in some cases (Figure 13).

### **Digital Interface**

With MODE connected to V<sub>CC</sub>, the CRF/SDA and CTL/SCL pins no longer behave as analog inputs; instead they function as an Intel SMBus-compatible two-wire digital interface. CRF/SDA is the bidirectional data line and CTL/SCL is the clock line of the two-wire interface corresponding respectively to SMBDATA and SMBCLK lines of the SMBus. The MAX1895 uses the Write-Byte, Read-Byte, Send-Byte, and Receive-Byte protocols (Figure 14). The SMBus protocols are documented in "System Management Bus Specification v1.08" and are available at *www.sbs-forum.org.* 

The MAX1895 is a slave-only device and responds to the 7-bit address 0b0101101 (i.e., with the  $R\overline{W}$  bit clear indicating a write, this corresponds to 0x5A). The MAX1895 has three functional registers: a 5-bit bright-


ness register (BRIGHT4-BRIGHT0), a 3-bit shutdown mode register (SHMD2-SHMDE0), and a 2-bit status register (STATUS1-STATUS0). In addition, the device has three identification (ID) registers: an 8-bit chip ID register, an 8-bit chip revision register, and an 8-bit manufacturer ID register.

CRF/SDA and CTL/SCL pins have Schmidt-trigger inputs that can accommodate slow edges; however, the rising and falling edges should still be faster than 1µs and 300ns, respectively.

Communication starts with the master signaling the beginning of a transmission with a START condition, which is a high-to-low transition on CRF/SDA, while CTL/SCL is high. When the master has finished communicating with the slave, the master issues a STOP condition (P), which is low-to-high transition on CRF/SDA, while CTL/SCL is high. The bus is then free for another transmission. Figures 15 and 16 show the timing diagram for signals on the 2-wire interface. The address-byte, command-byte, and data-byte are transmitted between the START and STOP conditions. The CRF/SDA state is allowed to change only while







thd:dat

E = SLAVE PULLS SMBDATA LINE LOW

F = ACKNOWLEDGE BIT CLOCKED INTO MASTER

G = MSB OF DATA CLOCKED INTO MASTER

H = LSB OF DATA CLOCKED INTO MASTER

Figure 16. SMBus Read Timing

tsu:sta thd:sta

B = MSB OF ADDRESS CLOCKED INTO SLAVE

C = LSB OF ADDRESS CLOCKED INTO SLAVE

D = R/W BIT CLOCKED INTO SLAVE

A = START CONDITION

SMBCLK

SMBDATA

CTL/SCL is low, except for the START and STOP conditions. Data is transmitted in 8-bit words and is sampled on the rising edge of CTL/SCL. Nine clock cycles are required to transfer each byte in or out of the MAX1895 since either the master or the slave acknowledges the receipt of the correct byte during the ninth clock. If the MAX1895 receives its correct slave address followed by  $R\overline{W} = 0$ , it expects to receive one or two bytes of information (depending on the protocol). If the device detects a start or stop condition prior to clocking in the bytes of data, it considers this an error condition and disregards all of the data. If the transmission is completed correctly the registers are updated immediately after a STOP (or RESTART) condition. If the MAX1895 receives its correct slave address followed by RW = 1, it expects to clock out the register data selected by the previous command byte.

tsu:dat

#### **SMBus Commands**

tBUF

tsu:sto

I = ACKNOWLEDGE CLOCK PULSE

J = STOP CONDITION

K = NEW START CONDITION

The MAX1895 registers are accessible through several different redundant commands (i.e., the command-byte in the read-byte and write-byte protocols), which can be used to read or write the brightness, SHMD, status, or ID registers.

t<sub>SU:DAT</sub>

Table 6 summarizes the command-byte's register assignments as well as each register's power-on state. The MAX1895 also supports the receive-byte protocol for quicker data transfers. This protocol accesses the register configuration pointed to by the last command byte. Immediately after power-up, the data-byte returned by the receive-byte protocol is the contents of the brightness register, left justified (i.e. BRIGHT4 will be in the most significant bit position of the data byte) with the remaining bits containing a one, STATUS1, and



0145					DATA	REGISTER	BIT ASSIG	NMENT		
SMBus PROTOCOL	COMMAND BYTE*	POR STATE	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
Read and Write Byte	0x01 0b0XXX XX01	0x17	0	0	0	BRIGHT4 (MSB)	BRIGHT3	BRIGHT2	BRIGHT1	BRIGHT0 (LSB)
Read and Write Byte	0x02 0b0XXX XX10	0xF9	STATUS1	STATUS0	1	1	1	SHMD2	SHMD1	SHMD0
Read Byte only	0x03 0b0XXX XX11	0x96	ChipID7 1	ChipID6 0	ChipID5 0	ChipID4 1	ChipID3 0	ChipID2 1	ChipID1 1	ChipID0 0
Read Byte only	0x04 0b0XXX XX00	0x00	ChipRev7 0	ChipRev6 0	ChipRev5 0	ChipRev4 0	ChipRev3 0	ChipRev2 0	ChipRev1 0	ChipRev0 0
Read and Write Byte	0x80 0b10XX XX0X	0xBF	BRIGHT4 (MSB)	BRIGHT3	BRIGHT2	BRIGHT1	BRIGHT0 (LSB)	1	STATUS1	STATUS0
Read Byte only	0xFE 0b11XX XXX0	0x4D	MfgID7 0	MfgID6 1	MfgID5 0	MfgID4 0	MfgID3 1	MfgID2 1	MfgID1 0	MfgID0 1
Read Byte only	0xFF 0b11XX XXX1	0x96	ChipID7 1	ChipID6 0	ChipID5 0	ChipID4 1	ChipID3 0	ChipID2 1	ChipID1 1	ChipID0 0

### **Table 7. Command Byte Description**

*Note:* The hexadecimal command byte shown is recommended for maximum forward compatibility with future products. *X* = Don't Care

STATUS0. This will give the same result as using the read-word protocol with 0b10XXXXXX (0x80) command. Use caution with the shorter protocols in multi-master systems, since a second master could overwrite the command byte without informing the first master. During shutdown the serial interface remains fully functional.

#### Brightness Register [BRIGHT4-BRIGHT0] (POR = 0b10111)

The 5-bit brightness register corresponds with the 5-bit brightness code used in the dimming control (see *Dimming Control*). BRIGHT4–BRIGHT0 = 0b00000 sets minimum brightness and BRIGHT4–BRIGHT0 = 0b11111 sets maximum brightness. The SMBus interface does not control whether the device regulates the current by analog dimming, DPWM dimming or both, this is done by MINDAC (see *Multimode Pin Description* section)

#### Shutdown Mode Register [SHMD2–SHMD0] (POR = 0b001)

The 3-bit shutdown mode register configures the operation of the device when SH/SUS pin is toggled as described in Table 8. The shutdown mode register can also be used to directly shut off the CCFL regardless of the state of SH/SUS (Table 9).

#### Status Register [STATUS1-STATUS0] (POR = 0b11)

The status register returns information on fault conditions. If a lamp is not connected to the secondary of the transformer, the MAX1895 will detect that the lamp current has not exceeded the IFB detection threshold and after 2s will clear the STATUS1 bit (see Lamp-Out Detection section). The STATUS1 bit is latched; i.e. it will remain 0 even if the lamp-out condition goes away. When STATUS1 = 0, the lamp is forced off. STATUS0reports '1' as long as no overcurrent conditions are detected. If an overcurrent condition is detected in any given digital PWM period, STATUS0 is cleared for the duration of the following digital PWM period. If an overcurrent condition is not detected in any given digital PWM period, STATUS0 is set for the duration of the following digital PWM period. Forcing the CCFL lamp off by entering shutdown, writing to the mode register, or by toggling SHB/SUS sets STATUS1.



BIT	NAME	POR STATE	DESCRIPTION
2	SHMD2	0	SHMD2 = 1 forces the lamp off and sets STATUS1. SHMD2 = 0 allows the lamp to operate although it may still be shutdown by the $\overline{SH}$ /SUS pin (depending on the state of SHMD1 and SHMD0).
1	SHMD1	0	When $\overline{SH}/SUS = 0$ , this bit has no effect. $\overline{SH}/SUS = 1$ and $SHMD1 = 1$ forces the lamp off and sets STATUS1. $\overline{SH}/SUS = 1$ and $SHMD1 = 0$ allows the lamp to operate although it may still be shutdown by the SHMD2 bit.
0	SHMDO	1	When $\overline{SH}/SUS = 1$ , this bit has no effect. $\overline{SH}/SUS = 0$ and $SHMD0 = 1$ forces the lamp off and sets STATUS1. $\overline{SH}/SUS = 0$ and $SHMD0 = 0$ allows the lamp to operate although it may still be shutdown by the SHMD2 bit.

### **Table 8. SHMD Register Bit Descriptions**

## Table 9. SH/SUS and SHMD Register Truth Table

SH/SUS	SHMD2	SHMD1	SHMD0	OPERATING MODE
0	0	Х	0	Operate
0	0	Х	1	Shutdown, STATUS1 set
1	0	0	Х	Operate
1	0	1	Х	Shutdown, STATUS1 set
Х	1	Х	Х	Shutdown, STATUS1 set

X = Don't care.

### Table 10. Status Register Bit Descriptions (Read Only/Writes Have No Effect)

BIT	NAME	POR STATE	DESCRIPTION
1	STATUS1	1	STATUS1 = 0 means that a lamp-out condition has been detected. The STATUS1 bit stays clear even after the lamp-out condition has gone away. The only way to set STATUS1 is to shut off the lamp by programming the mode register or by toggling SHB/SUS.
0	STATUSO	1	STATUS0 = 0 means that an overcurrent condition was detected during the previous digital PWM period. STATUS0 = 1 means that no overcurrent condition was detected during the previous digital PWM period.

#### **ID Registers**

The ID registers return information on the manufacturer, the chip ID, and the chip revision number. The MAX1895 is the first-generation advanced CCFL controller and its ChipRev is 0x00. Reading from MfgID register returns 0x4D, which is the ASCII code for "M" (for Maxim), the ChipID register returns 0x96. Writing to these registers has no effect.


TRANSISTOR COUNT: 7364






Chip Information

### Pin Configurations (continued)



### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

						NSIONS	ON DIME	COMM					
		32L 5x5			28L 5x5			20L 5x5			16L 5x5		PKG
	MAX.	NOM.	MIN.	MAX.	NOM.	MIN.	MAX.	NOM.	MIN.	MAX.	NOM.	MIN.	SYMBOL
	1.00	0.90	0.80	1.00	0.90	0.80	1.00	0.90	0.80	1.00	0.90	0.80	Α
	0.05	0.01	0.00	0.05	0.01	0.00	0.05	0.01	0.00	0.05	0.01	0.00	A1
	1.00	0.65	0.00	1.00	0.65	0.00	1.00	0.65	0.00	1.00	0.65	0.00	A2
		0.20 REF		·	0.20 REF			0.20 REF			0.20 REF		A3
EXP	0.30	0.23	0.18	0.30	0.23	0.18	0.35	0.28	0.23	0.40	0.33	0.28	Ь
PKG.	5.10	5.00	4.90	5.10	5.00	4.90	5.10	5.00	4.90	5.10	5.00	4.90	D
CODES	>	4.75 BSC		;	4.75 BSC		;	4.75 BSC		<b>)</b>	4.75 BS0		D1
G1655-3	5.10	5.00	4.90	5.10	5.00	4.90	5.10	5.00	4.90	5.10	5.00	4.90	Е
G2055-1	;	4.75 BSC		;	4.75 BSC		;	4.75 BSC			4.75 BS		E1
G2055-2	;	0.50 BSC		<b>c</b>	0.50 BSC		:	0.65 BSC	(	с	0.80 BS		е
G2855-1	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	k
G2855-2	0.50	0.40	0.30	0.75	0.55	0.35	0.75	0.55	0.35	0.75	0.55	0.35	L
G3255-1		32			28			20			16		N
		8			7			5			4		ND
		8			7			5			4		NE
	0.60	0.42	0.00	0.60	0.42	0.00	0.60	0.42	0.00	0.60	0.42	0.00	Р
	12*		0.	12*		0°	12*		0.	12*		0.	θ

EXPD	SED	PAD	VAF	RIATI		
PKG.		DS			E2	
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
G1655-3	2.95	3.10	3.25	2.95	3.10	3.25
G2055-1	2.55	2.70	2.85	2.55	2.70	2.85
G2055-2	2.95	3.10	3.25	2.95	3.10	3.25
G2855-1	2.55	2.70	2.85	2.55	2.70	2.85
G2855-2	2.95	3.10	3.25	2.95	3.10	3.25
G3255-1	2.95	3.10	3.25	2.95	3.10	3.25

NOTES:

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)

2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. - 1994.

N IS THE NUMBER OF TERMINALS. Nd Is the number of terminals in X-direction & No Is the number of terminals in Y-direction.

- A DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- <u>/5.</u> THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED.
- 6 EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.

7. ALL DIMENSIONS ARE IN MILLIMETERS.

8. PACKAGE WARPAGE MAX 0.05mm.

APPLIED FOR EXPOSED PAD AND TERMINALS. <u>/9.</u> EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.


10. MEETS JEDEC MO220.

THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES). 11.

/VI /I X I /VI PACKAGE DUTLINE, 16,20,28,32L QFN, 5x5x0.90 MM 2/2 21-0091 н

### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

				CC	OMMON	N DIME	NSIO	NS						E	XPOS	ED P	AD V	ARIAT	IONS	-
PKG.		16L 5x5			20L 5x5			28L 5x5	i		32L 5x5			PKG.		D2			E2	
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80		T1655-1	3.00	3.10	3.20	3.00	3.10	3.20
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05		T2055-2	3.00		3.20	3.00	3.10	
A3	C	).20 REF		0	).20 REF	<b>-</b> .	(	0.20 RE	F.	(	0.20 REI			T2855-1	3.15		3.35		3.25	3.35
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30		T2855-2	2.60				2.70	2.80
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	I	T3255-2	3.00	3.10	3.20	3.00	3.10	3.20
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10								
0		0.80 BSC	<u>.</u>		0.65 BS	<u>c.</u>		0.50 BS	iC.		0.50 BS	<u>c.</u>								
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-								
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50								
N		16			20		<u> </u>	28			32									
ND NE		4			<u>5</u>			7			8									
					5															
JEDEC		WHHB			WHHC			WHHD	-1		WHHD	-2								
DTES: 1. DIME: 2. ALL D 3. N IS T 4. THE 1 SPP-0	IMENSIC HE TOTA ERMINA 112. DET	G & TOLI DNS ARE AL NUMB	IN MILLI ER OF T NTIFIER TERMIN	METERS ERMINA AND TE AL #1 ID	FORM TO 3. ANGLE ILS. RMINAL ENTIFIEI	ES ARE IN NUMBER R ARE O	N DEGR	-1994. REES. DNVENTI	ION SH	E LOCAT	WHHD IFORM T FED WITI	O JESD 99	5-1							
DTES: 1. DIME 2. ALL D 3. N IS T 4. THE T SPP-C ZONE 5. DIME	IMENSIC HE TOTA ERMINA 12. DET INDICAT	G & TOLI DNS ARE AL NUMB L #1 IDEI AILS OF TED. THE APPLIES	IN MILLI ER OF T NTIFIER TERMIN	METERS ERMINA AND TEI AL #1 ID IAL #1 ID	FORM TO S. ANGLE LS. RMINAL ENTIFIEI DENTIFIE	NUMBER R ARE O ER MAY E	N DEGR RING CO PTIONA BE EITH	-1994. REES. DNVENT	ION SHA MUST B DLD OR	E LOCAT MARKE	IFORM T IED WITI D FEATU	O JESD 99								
DTES: 1. DIMEI 2. ALL D 3. N IS T 4. THE 1 SPP-C ZONE 5. DIMEI FROM	IMENSIC HE TOTA ERMINA 12. DET INDICAT NSION b I TERMIN	G & TOLI DNS ARE AL NUMB L #1 IDEI AILS OF TED. THE APPLIES	IN MILLI ER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID IAL #1 II TALLIZEI	FORM TO 3. ANGLE LLS. RMINAL DENTIFIE DENTIFIE D TERMII	es are in Number R are oi Er may e Nal and	N DEGR RING CC PTIONA BE EITH D IS MEA	-1994. REES. DNVENTI AL, BUT M IER A MC ASURED	ION SHA MUST B DLD OR	E LOCAT MARKE EEN 0.25	IFORM T TED WITI D FEATU 5 mm ANE	O JESD 9 HIN THE IRE.								
DTES: 1. DIMEI 2. ALL D 3. N IS T 4. THE 1 SPP-C ZONE 5. DIMEI FROM	IMENSIC HE TOTA ERMINA 12. DET INDICAT NSION b 1 TERMIN	G & TOLI DNS ARE AL NUMB L #1 IDEI AILS OF TED. THE APPLIES VAL TIP. EFER TO	IN MILLI ER OF T TERMIN TERMIN TERMIN TO MET	METERS ERMINA AND TE AL #1 ID JAL #1 ID JAL #1 ID TALLIZED MBER C	FORM TO 3. ANGLE LLS. RMINAL DENTIFIE DENTIFIE D TERMI	ES ARE IN NUMBER R ARE O ER MAY E NAL AND INALS OF	N DEGR RING CO PTIONA BE EITH D IS MEA	-1994. REES. DNVENTI AL, BUT M IER A MC ASURED	ION SHA MUST B DLD OR	E LOCAT MARKE EEN 0.25	IFORM T TED WITI D FEATU 5 mm ANE	O JESD 9 HIN THE IRE.								
DITES: 1. DIME 2. ALL D 3. N IS T 3. THE 1 SPPC ZONE DIME FROM 0. ND AR 7. DEPC	IMENSIC HE TOTA ERMINA 112. DET INDICAT NSION b 1 TERMIN ND NE RE	G & TOLI DNS ARE AL NUMB L #1 IDEI ALS OF FED. THE APPLIES VAL TIP. EFER TO DN IS PO	IN MILLI ER OF T NTIFIER TERMIN TERMIN TO MET THE NU SSIBLE I	METERS ERMINA AND TEL AL #1 ID JAL #1 ID JAL #1 ID TALLIZED MBER CO N A SYM	FORM TO 3. ANGLE LLS. RMINAL I DENTIFIE DENTIFIE D TERMI DF TERMI MMETRIC	ES ARE IN NUMBER R ARE O ER MAY E NAL AND INALS OF CAL FASH	N DEGR RING CC PTIONA BE EITH D IS MEA N EACH HION.	1994. REES. DNVENTI LER A MO ASURED	ION SHA MUST B DLD OR BETWE E SIDE	E LOCAT MARKE EEN 0.25 RESPEC	IFORM T TED WITI D FEATU 5 mm ANE STIVELY.	O JESD 9 HIN THE IRE.						×		
DTES: 1. DIME 2. ALL D 3. N IS T 4. THE 1 SPP-C ZONE 5. DIME 6. ND AF	IMENSIC HE TOTA TERMINA 12. DET INDICAT NSION b 1 TERMIN ND NE RE PULATIC ANARITY	G & TOLI DNS ARE AL NUMB L #1 IDEI ALS OF FED. THE APPLIES VAL TIP. EFER TO DN IS PO Y APPLIE	IN MILLI GER OF T NTIFIER TERMIN TERMIN TO MET THE NU SSIBLE I S TO TH	METERS ERMINA AND TEI AL #1 ID IAL #1 ID IAL #1 ID IAL IZEI MBER C N A SYN E EXPO	FORM TO 3. ANGLE LLS. RMINAL   DENTIFIE DENTIFIE D TERMI METRIC SED HEA	ES ARE IN NUMBER R ARE O ER MAY E NAL AND INALS OF CAL FASH	N DEGR RING CC PTIONA BE EITH D IS MEA N EACH HION.	1994. REES. DNVENTI LER A MO ASURED	ION SHA MUST B DLD OR BETWE E SIDE	E LOCAT MARKE EEN 0.25 RESPEC	IFORM T TED WITI D FEATU 5 mm ANE STIVELY.	O JESD 9 HIN THE IRE.		PROPRIET TITLE:	ARY INFOR	RMATION		×		
DTES: 1. DIME 2. ALL D 3. N IS T THE T SPP-C ZONE DIME FROM 0. ND AI 7. DEPC 0. COPL	IMENSIC THE TOTA TERMINA 12. DET INDICAT NSION b 1 TERMIN ND NE RE PULATIC ANARITY VING CO	G & TOLI DNS ARE AL NUMB L #1 IDEI AILS OF TED. THE APPLIES VAL TIP. EFER TO DN IS PO Y APPLIE NFORMS	IN MILLI ER OF T NTIFIER TERMIN TERMIN TO MET THE NU SSIBLE I S TO TH S TO JED	METERS ERMINA AND TEI AL #1 ID VAL #1 II TALLIZEI MBER C N A SYN E EXPO EC MO2	FORM TC 3. ANGLE LLS. RMINAL   DENTIFIE DENTIFIE D TERMI METRIC SED HEA 20.	ES ARE IN NUMBER R ARE O ER MAY E NAL AND INALS OF CAL FASH	N DEGR RING CC PTIONA BE EITH D IS MEA N EACH HION.	1994. REES. DNVENTI LER A MO ASURED	ION SHA MUST B DLD OR BETWE E SIDE	E LOCAT MARKE EEN 0.25 RESPEC	IFORM T TED WITI D FEATU 5 mm ANE STIVELY.	O JESD 9 HIN THE IRE.			KAGE 0, 28,	OUTI 32L, (	LINE QFN 1		- — 5x5x0	.8 mm

MAX1895/MAX1995

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

Printed USA

© 2002 Maxim Integrated Products

**MAXIM** is a registered trademark of Maxim Integrated Products.

31