

14-BIT 2.4-GSPS DIGITAL-TO-ANALOG CONVERTER

Check for Samples: DAC5670-SP

FEATURES

- 14-Bit Resolution
- 2.4-GSPS Maximum Update Rate Digital to Analog Converter
- Dual Differential Input Ports
 - Even/Odd Demultiplexed Data
 - Maximum 1.2 GSPS Each Port, 2.4 GSPS Total
 - Dual 14-Bit Inputs + 1 Reference Bit
 - DDR Output Clock
 - DLL Optimized Clock Timing Synchronized to Reference Bit
 - LVDS and HyperTransport[™] Voltage Level Compatible
 - Internal 100- Ω Terminations for Data and Reference Bit Inputs
- Selectable 2 Times Interpolation With Fs/2 Mixing

- Differential Scalable Current Outputs:
 5 mA to 30 mA
- On-Chip 1.2-V Reference
- 3.3-V Analog Supply Operation
- · Power Dissipation: 2 W
- 192-Ball CBGA (GEM) Package
- QML-V Qualified, SMD 5962-07247
- Military Temperature Range (-55°C to 125°C T_{case})

APPLICATIONS

Satellite Communications

DESCRIPTION

The DAC5670 is a 14-bit 2.4-GSPS digital-to-analog converter (DAC) with dual demultiplexed differential input ports. The DAC5670 is clocked at the DAC sample rate and the two input ports run at a maximum of 1.2 GSPS. An additional reference bit input sequence is used to adjust the output clock delay to the data source, optimizing the internal data latching clock relative to this reference bit with a delay lock loop (DLL). Alternatively, the DLL may be bypassed and the timing interface managed by controlling DATA setup and hold timing to DLYCLK.

The DAC5670 also can accept data up to 1.2 GSPS on one input port the same clock configuration. In the single port mode, repeating the input sample (A_ONLY mode), 2 times interpolation by zero stuff (A_ONLY_ZS mode), or 2 times interpolation by repeating and inverting the input sample (A_ONLY_INV) are used to double the input sample rate up to 2.4 GSPS.

The DAC5670 operates with a single 3-V to 3.6-V supply voltage. Power dissipation is 2 W at maximum operating conditions. The DAC5670 provides a nominal full-scale differential current-output of 20 mA, supporting both single-ended and differential applications. An on-chip 1.2-V temperature-compensated bandgap reference and control amplifier allows the user to adjust the full-scale output current from the nominal 20 mA to as low as 5 mA or as high as 30 mA. The output current can be directly fed to the load with no additional external output buffer required. The device has been specifically designed for a differential transformer coupled output with a 50- Ω doubly-terminated load.

The DAC5670 is available in a 192-ball CBGA package. The device is characterized for operation over the military temperature range (–55°C to 125°C T_{case}).

AVAILABLE OPTIONS

		_		
TEMPERATURE	PACKAGE ⁽¹⁾	TOP SIDE SYMBOL		
–55°C to 125°C T _{case}	192-GEM	5962-0724701VXA DAC5670MGEM-V		

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

AYA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.






Figure 1. Functional Block Diagram DAC5670



Table 1. Terminal Assignments (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Α		DB10_N	DB10_P	DB12_P	DB12_N	DLYCLK _N	DLYCLK _P	DTCLK_N	DTCLK_P	DA2_N	DA2_P	DA3_N	DA3_P	
В	DB9_P	GND	GND	DB11_P	DB11_N	DB13_N	DB13_P	DA0_P	DA0_N	DA1_P	DA1_N	GND	GND	DA4_P
С	DB9_N	DB8_P	AVDD	AVDD	AVDD	GND	GND	GND	GND	AVDD	DA7_N	DA7_P	DA5_P	DA4_N
D	DB7_N	DB8_N	DB6_P	DB6_N	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	DA6_N	DA6_P	DA5_N	DA8_N
E	DB7_P	DB5_N	AVDD	AVDD	GND	GND	GND	GND	GND	GND	AVDD	AVDD	DA9_N	DA8_P
F	DB3_N	DB5_P	GND	AVDD	GND	GND	GND	GND	GND	GND	AVDD	GND	DA9_P	DA10_N
G	DB3_P	AVDD	GND	AVDD	GND	GND	AVDD	AVDD	GND	GND	AVDD	GND	DA11_N	DA10_P
Н	DB4_N	AVDD	GND	AVDD	GND	GND	AVDD	AVDD	GND	GND	AVDD	GND	DA11_P	DA12_N
J	DB4_P	DB2_P	GND	AVDD	GND	GND	GND	GND	GND	GND	AVDD	GND	DA13_P	DA12_P
K	DB1_P	DB2_N	AVDD	AVDD	GND	GND	GND	GND	GND	GND	AVDD	AVDD	DA13_N	Dacclk_P
L	DB1_N	AVDD	REFIO	REFIO _IN	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	GND	Inv_clk	AVDD	Dacclk_N
М	DB0_P	GND	AVDD	AVDD	AVDD	IOUT_N	IOUT_P	GND	GND	AVDD	GND	Restart	GND	
N	DB0_N	GND	GND	AVDD	GND	GND	GND	GND	GND	A_only			A_only_z	GND
Р		CSCap _IN	CSCap	RBIAS_IN	RBIAS _OUT		GND	GND	LVDS _htb	AVDD	Sleep	A_only _inv	M _Normal	

Table 2. Terminal Assignments (Bottom View)

	Α	В	С	D	E	F	G	Н	J	K	L	М	N	Р
1		DB9_P	DB9_N	DB7_N	DB7_P	DB3_N	DB3_P	DB4_N	DB4_P	DB1_P	DB1_N	DB0_P	DB0_N	
2	DB10_N	GND	DB8_P	DB8_N	DB5_N	DB5_P	AVDD	AVDD	DB2_P	DB2_N	AVDD	GND	GND	CSCap _IN
3	DB10_P	GND	AVDD	DB6_P	AVDD	GND	GND	GND	GND	AVDD	REFIO	AVDD	GND	CSCap
4	DB12_P	DB11_P	AVDD	DB6_N	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	REFIO _IN	AVDD	AVDD	RBIAS_IN
5	DB12_N	DB11_N	AVDD	AVDD	GND	GND	GND	GND	GND	GND	AVDD	AVDD	GND	RBIAS _OUT
6	DLYCLK _N	DB13_N	GND	AVDD	GND	GND	GND	GND	GND	GND	AVDD	IOUT_N	GND	
7	DLYCLK _P	DB13_P	GND	AVDD	GND	GND	AVDD	AVDD	GND	GND	AVDD	IOUT_P	GND	GND
8	DTCLK_N	DA0_P	GND	AVDD	GND	GND	AVDD	AVDD	GND	GND	AVDD	GND	GND	GND
9	DTCLK_P	DA0_N	GND	AVDD	GND	GND	GND	GND	GND	GND	AVDD	GND	GND	LVDS_htb
10	DA2_N	DA1_P	AVDD	AVDD	GND	GND	GND	GND	GND	GND	AVDD	AVDD	A_only	AVDD
11	DA2_P	DA1_N	DA7_N	DA6_N	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	GND	GND		Sleep
12	DA3_N	GND	DA7_P	DA6_P	AVDD	GND	GND	GND	GND	AVDD	Inv_clk	Restart		A_only _inv
13	DA3_P	GND	DA5_P	DA5_N	DA9_N	DA9_P	DA11_N	DA11_P	DA13_P	DA13_N	AVDD	GND	A_only_z	M _Normal
1 4		DA4_P	DA4_N	DA8_N	DA8_P	DA10_N	DA10_P	DA12_N	DA12_P	Dacclk_P	Dacclk_N		GND	



TERMINAL FUNCTIONS

NAME BALL NO.	TEDI	MINIAI		TERMINAL FUNCTIONS
DACCLK_P K14			Туре	DESCRIPTION
DACCLK_N L14 I Complementary external clock, sample clock for the DAC DLYCLK_N A7 O DR type data clock to data source DYCLK_N A8 I Input data toggling reference bit DTCLK_N A8 I Input data toggling reference bit, complementary signal DA_P[13] J13 I Port A data bit 13 (MSB) DA_P[13] J14 I Port A data bit 13 (MSB) DA_P[12] J14 I Port A data bit 13 complement (MSB) DA_P[12] J14 I Port A data bit 12 complement DA_P[11] H13 I Port A data bit 12 complement DA_P[11] DA_N[11] G13 I Port A data bit 11 complement DA_P[10] G14 I Port A data bit 10 DA_N[10] F14 I Port A data bit 10 DA_N[10] F14 I Port A data bit 10 DA_N[10] DA_N[10] F13 I Port A data bit 10 DA_N[10] DA_N[10] E13 I Port A data bit 10 DA_N[10] DA_N[10] E14 I Port A data bit 8 complement DA_P[10] DA_N[10] DA_N[10] E14 I Port A data bit 8 complement DA_P[10] DA_N[10] DA_N[10] E14 I Port A data bit 8 complement DA_N[10] DA_N[10] DA_N[10] DA_N[10] DA_N[10] E14 I Port A data bit 8 complement DA_N[10] DA			ı	External clock, sample clock for the DAC
DLYCLK_P	_			
DEVICIENT A6			-	
DTCLK_P A9 I Input data toggling reference bit. DTCLK_N A8 I Input data toggling reference bit. complementary signal DA_P[13] J13 I Port A data bit 13 (MSB) DA_P[13] K13 I Port A data bit 13 (MSB) DA_P[13] J41 I Port A data bit 13 (MSB) DA_P[12] J14 I Port A data bit 12 (complement) DA_N[11] G13 I Port A data bit 12 (complement) DA_P[10] G14 I Port A data bit 10 complement DA_P[10] G14 I Port A data bit 10 complement DA_P[10] F14 I Port A data bit 10 complement DA_P[10] F14 I Port A data bit 9 complement DA_P[10] F14 I Port A data bit 9 complement DA_P[10] F14 I Port A data bit 9 complement DA_P[10] F14 I Port A data bit 3 complement DA_P[10] F14 I Port A data bit 3 complement DA_P[2] D12 <td></td> <td></td> <td></td> <td></td>				
DTCLK_N				
DA_P[13]				
DA. N[13] K13 I Port A data bit 13 complement (MSB) DA. P[12] J14 I Port A data bit 12 DA. N[12] H14 I Port A data bit 12 DA. P[11] H13 I Port A data bit 11 DA. N[10] G14 I Port A data bit 10 DA. N[10] F14 I Port A data bit 10 complement DA. N[10] F13 I Port A data bit 10 complement DA. N[9] F13 I Port A data bit 9 DA. N[9] E13 I Port A data bit 8 DA. N[8] D14 I Port A data bit 8 DA. N[8] D14 I Port A data bit 8 DA. N[7] C12 I Port A data bit 7 complement DA. N[7] C12 I Port A data bit 7 complement DA. N[6] D12 I Port A data bit 6 complement DA. N[6] D11 I Port A data bit 6 complement DA. P[4] B14 I Port A data bit 6 complement	DICEN_IV	Au	'	input data togging reference bit, complementary signal
DA. N[13] K13 I Port A data bit 13 complement (MSB) DA. P[12] J14 I Port A data bit 12 DA. N[12] H14 I Port A data bit 12 DA. P[11] H13 I Port A data bit 11 DA. N[10] G14 I Port A data bit 10 DA. N[10] F14 I Port A data bit 10 complement DA. N[10] F13 I Port A data bit 10 complement DA. N[9] F13 I Port A data bit 9 DA. N[9] E13 I Port A data bit 8 DA. N[8] D14 I Port A data bit 8 DA. N[8] D14 I Port A data bit 8 DA. N[7] C12 I Port A data bit 7 complement DA. N[7] C12 I Port A data bit 7 complement DA. N[6] D12 I Port A data bit 6 complement DA. N[6] D11 I Port A data bit 6 complement DA. P[4] B14 I Port A data bit 6 complement	DA P[13]	J13	ı	Port A data bit 13 (MSB)
DA_P[12] J14			1	
DA_N[12] H14 I Port A data bit 12 complement DA_P[11] H13 I Port A data bit 11 DA_P[10] G14 I Port A data bit 10 DA_P[10] G14 I Port A data bit 10 complement DA_N[10] F14 I Port A data bit 10 complement DA_N[9] F13 I Port A data bit 9 complement DA_N[9] E13 I Port A data bit 9 complement DA_N[8] D14 I Port A data bit 9 complement DA_N[8] D14 I Port A data bit 7 DA_N[7] C11 I Port A data bit 7 DA_N[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 6 DA_N[6] D11 I Port A data bit 5 complement DA_N[9] D13 I Port A data bit 5 complement DA_N[1] D14 I Port A data bit 5 complement DA_N[1] B14 I Port A data bit 3 complement <td< td=""><td></td><td></td><td>-</td><td></td></td<>			-	
DA_P[11]			-	
DA_N[11] G13 I Port A data bit 10 complement DA_N[10] G14 I Port A data bit 10 complement DA_N[10] F14 I Port A data bit 9 DA_N[9] F13 I Port A data bit 9 DA_N[8] E14 I Port A data bit 8 DA_N[8] D14 I Port A data bit 8 DA_N[7] C12 I Port A data bit 7 DA_N[7] C11 I Port A data bit 7 DA_N[6] D12 I Port A data bit 6 DA_N[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[9] D13 I Port A data bit 5 DA_N[9] B14 I Port A data bit 5 DA_N[1] B14 I Port A data bit 3 DA_N[1] A13 I Port A data bit 3			ı	·
DA_P[10] G14 I Port A data bit 10 DA_N[10] F14 I Port A data bit 10 complement DA_P[9] F13 I Port A data bit 9 DA_N[9] E13 I Port A data bit 9 DA_P[8] E14 I Port A data bit 8 DA_N[8] D14 I Port A data bit 8 DA_N[7] C12 I Port A data bit 7 DA_N[7] C11 I Port A data bit 7 DA_N[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[8] D13 I Port A data bit 6 DA_N[4] C14 I Port A data bit 3 DA_N[4] C14 I Port A data bit 3 DA_N[3] A12 I Port A data bit 3 DA_N[2] A11 I Port A data bit 2 <			1	
DA_N[10] F14 I Port A data bit 10 complement DA_N[9] F13 I Port A data bit 9 DA_N[8] E13 I Port A data bit 9 complement DA_N[8] E14 I Port A data bit 8 DA_N[8] D14 I Port A data bit 8 DA_N[7] C12 I Port A data bit 7 DA_N[7] C11 I Port A data bit 7 DA_N[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 6 DA_N[6] D11 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[6] B14 I Port A data bit 5 DA_N[7] B14 I Port A data bit 6 <td></td> <td></td> <td>1</td> <td>·</td>			1	·
DA_P[9] F13 I Port A data bit 9 DA_N[9] E13 I Port A data bit 9 complement DA_P[8] E14 I Port A data bit 8 DA_N[8] D14 I Port A data bit 8 complement DA_N[7] C12 I Port A data bit 7 DA_N[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 6 DA_N[6] D11 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[7] D13 I Port A data bit 5 DA_N[7] D13 I Port A data bit 6 DA_N[8] D13 I Port A data bit 6 DA_N[7] D13 I Port A data bit 5 DA_N[8] B14 I Port A data bit 5 complement DA_P[4] B14 I Port A data bit 3 complement DA_N[2] A13 I Port A data bit 3 complement DA_N[2] A10 I <t< td=""><td></td><td></td><td>ı</td><td></td></t<>			ı	
DA_N[9] E13 I Port A data bit 9 complement DA_P[8] E14 I Port A data bit 8 DA_N[8] D14 I Port A data bit 8 complement DA_P[7] C12 I Port A data bit 6 DA_N[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[7] B14 I Port A data bit 5 DA_N[8] D13 I Port A data bit 6 DA_N[9] B14 I Port A data bit 4 DA_N[1] B14 I Port A data bit 3 DA_N[1] A12 I Port A data bit 3 DA_N[2] A11 I Port A data bit 2 complement DA_N[1] B10 I Port A data bit 1 co			ı	·
DA_P[8] E14 I Port A data bit 8 DA_N[8] D14 I Port A data bit 8 complement DA_P[7] C12 I Port A data bit 7 DA_N[7] C11 I Port A data bit 7 complement DA_P[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 6 DA_N[6] D13 I Port A data bit 5 DA_N[5] D13 I Port A data bit 5 complement DA_N[6] D13 I Port A data bit 5 complement DA_N[6] D13 I Port A data bit 4 complement DA_N[6] D13 I Port A data bit 4 complement DA_N[4] B14 I Port A data bit 3 Port A data bit 3 DA_N[3] A12 I Port A data bit 3 complement DA_N[2] A11 I Port A data bit 2 complement DA_N[1] B10 I Port A data bit 1 complement DA_N[0] B8 I Port A data bit 1 complement (LSB)			ı	
DA_N[8] D14 I Port A data bit 8 complement DA_P[7] C12 I Port A data bit 7 DA_N[7] C11 I Port A data bit 7 complement DA_P[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 6 complement DA_N[5] C13 I Port A data bit 5 DA_N[5] D13 I Port A data bit 5 DA_N[6] D11 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[6] B14 I Port A data bit 5 DA_N[4] B14 I Port A data bit 4 Port A data bit 3 DA_N[3] A13 I Port A data bit 3 Complement DA_N[2] A10 I Port A data bit 2 Port B data bit 1 DA_N[1] B11 I Port A data bit 1 Complem			ı	·
DA_P[7] C12 I Port A data bit 7 DA_N[7] C11 I Port A data bit 6 DA_P[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 6 complement DA_P[5] C13 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[6] B14 I Port A data bit 4 DA_P[4] B14 I Port A data bit 4 DA_N[2] B14 I Port A data bit 3 DA_N[3] A13 I Port A data bit 3 complement DA_N[3] A12 I Port A data bit 3 complement DA_N[2] A10 I Port A data bit 2 complement DA_N[2] A10 I Port A data bit 1 complement DA_N[1] B11 I Port A data bit 1 complement DA_N[0] B8 I Port A data bit 1 (SB) DB_P[13] B7 Port B data bit 13 (MSB) DB_P[13] B6 I			ı	
DA_N[7] C11 I Port A data bit 7 complement DA_P[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 6 complement DA_P[5] C13 I Port A data bit 5 DA_N[5] D13 I Port A data bit 5 complement DA_P[4] B14 I Port A data bit 4 DA_N[4] C14 I Port A data bit 4 DA_N[3] A13 I Port A data bit 3 DA_N[3] A13 I Port A data bit 3 DA_N[3] A12 I Port A data bit 3 complement DA_P[2] A11 I Port A data bit 2 DA_N[2] A10 I Port A data bit 1 complement DA_P[1] B10 I Port A data bit 1 complement DA_P[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[14] B4 <			ı	
DA_P[6] D12 I Port A data bit 6 DA_N[6] D11 I Port A data bit 6 complement DA_P[5] C13 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_P[4] B14 I Port A data bit 4 DA_N[2] B14 I Port A data bit 4 DA_N[2] A13 I Port A data bit 3 DA_N[3] A12 I Port A data bit 3 DA_N[2] A10 I Port A data bit 2 DA_N[2] A10 I Port A data bit 2 DA_N[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 complement DA_N[0] B8 I Port A data bit 10 (LSB) DA_N[0] B9 I Port A data bit 10 complement (LSB) DB_N[13] B6 I Port B data bit 13 (MSB) DB_P[13] B7 Port B data bit 12 <td></td> <td></td> <td>ı</td> <td></td>			ı	
DA_N[6] D11 I Port A data bit 6 complement DA_P[6] C13 I Port A data bit 5 DA_N[6] D13 I Port A data bit 5 DA_P[4] B14 I Port A data bit 4 DA_N[4] C14 I Port A data bit 4 DA_N[2] A13 I Port A data bit 3 DA_N[3] A12 I Port A data bit 3 complement DA_P[2] A11 I Port A data bit 2 DA_N[2] A10 I Port A data bit 2 complement DA_P[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 DA_N[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_P[13] B6 I Port B data bit 13 complement (MSB) DB_N[12] A4 I Port B data bit 12 complement DB_P[11] B4 I		D12	ı	·
DA_P[5] C13 I Port A data bit 5 DA_N[5] D13 I Port A data bit 5 complement DA_P[4] B14 I Port A data bit 4 DA_N[4] C14 I Port A data bit 4 complement DA_N[3] A13 I Port A data bit 3 DA_N[3] A12 I Port A data bit 3 complement DA_N[2] A11 I Port A data bit 2 complement DA_N[2] A10 I Port A data bit 2 complement DA_N[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 DA_N[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_P[13] B6 I Port B data bit 13 complement (MSB) DB_N[13] B6 I Port B data bit 12 complement DB_N[12] A5 I Port B data bit 12 complement DB_N[1] <td< td=""><td></td><td>D11</td><td>ı</td><td>Port A data bit 6 complement</td></td<>		D11	ı	Port A data bit 6 complement
DA_N[5] D13 I Port A data bit 5 complement DA_P[4] B14 I Port A data bit 4 DA_N[4] C14 I Port A data bit 4 complement DA_P[3] A13 I Port A data bit 3 DA_N[3] A12 I Port A data bit 3 complement DA_P[2] A11 I Port A data bit 2 DA_N[2] A10 I Port A data bit 2 complement DA_P[1] B10 I Port A data bit 1 DA_P[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 complement DA_P[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_N[12] A4 I Port B data bit 12 complement DB_N[11] B4 I Port B data bit 11 complement DB_N[10]			ı	·
DA_P[4] B14 I Port A data bit 4 DA_N[4] C14 I Port A data bit 4 complement DA_P[3] A13 I Port A data bit 3 DA_N[3] A12 I Port A data bit 3 complement DA_P[2] A11 I Port A data bit 2 DA_N[2] A10 I Port A data bit 2 complement DA_P[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 complement DA_P[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_N[12] A4 I Port B data bit 12 complement DB_N[12] A5 I Port B data bit 12 complement DB_N[11] B4 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 complement		D13	ı	Port A data bit 5 complement
DA_N[4] C14 I Port A data bit 4 complement DA_P[3] A13 I Port A data bit 3 DA_N[3] A12 I Port A data bit 3 complement DA_P[2] A11 I Port A data bit 2 DA_N[2] A10 I Port A data bit 2 complement DA_P[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 complement DA_P[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 complement DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 complement <td< td=""><td></td><td>B14</td><td>I</td><td>Port A data bit 4</td></td<>		B14	I	Port A data bit 4
DA_P[3] A13 I Port A data bit 3 DA_N[3] A12 I Port A data bit 3 complement DA_P[2] A11 I Port A data bit 2 DA_N[2] A10 I Port A data bit 2 complement DA_P[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 complement DA_P[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 complement DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		C14	I	Port A data bit 4 complement
DA_N[3] A12 I Port A data bit 3 complement DA_P[2] A11 I Port A data bit 2 DA_N[2] A10 I Port A data bit 2 complement DA_P[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 complement DA_N[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		A13	I	Port A data bit 3
DA_P[2] A11 I Port A data bit 2 DA_N[2] A10 I Port A data bit 2 complement DA_P[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 complement DA_N[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_N[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 9		A12	ı	Port A data bit 3 complement
DA_N[2] A10 I Port A data bit 2 complement DA_P[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 complement DA_P[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9	DA_P[2]	A11	I	Port A data bit 2
DA_P[1] B10 I Port A data bit 1 DA_N[1] B11 I Port A data bit 1 complement DA_P[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		A10	I	Port A data bit 2 complement
DA_N[1] B11 I Port A data bit 1 complement DA_P[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		B10	I	Port A data bit 1
DA_P[0] B8 I Port A data bit 0 (LSB) DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		B11	I	Port A data bit 1 complement
DA_N[0] B9 I Port A data bit 0 complement (LSB) DB_P[13] B7 Port B data bit 13 (MSB) DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		B8	I	Port A data bit 0 (LSB)
DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		В9	I	Port A data bit 0 complement (LSB)
DB_N[13] B6 I Port B data bit 13 complement (MSB) DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9				
DB_P[12] A4 I Port B data bit 12 DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9	DB_P[13]	В7		Port B data bit 13 (MSB)
DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9	DB_N[13]	B6	I	Port B data bit 13 complement (MSB)
DB_N[12] A5 I Port B data bit 12 complement DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		A4	I	Port B data bit 12
DB_P[11] B4 I Port B data bit 11 DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		A5	I	Port B data bit 12 complement
DB_N[11] B5 I Port B data bit 11 complement DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		B4	I	Port B data bit 11
DB_P[10] A3 I Port B data bit 10 DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		B5	I	Port B data bit 11 complement
DB_N[10] A2 I Port B data bit 10 complement DB_P[9] B1 I Port B data bit 9		А3	I	Port B data bit 10
DB_P[9] B1 I Port B data bit 9		A2	I	Port B data bit 10 complement
		B1	I	1
		C1	I	Port B data bit 9 complement



TERMINAL FUNCTIONS (continued)

NAME	TERM	IINAL	T	DECORIDATION				
DB_P[7]	NAME	BALL NO.	Туре	DESCRIPTION				
DB_P[7]	DB_P[8]	C2	I	Port B data bit 8				
DB_N[6]	DB_N[8]	D2	I	Port B data bit 8 complement				
DB_P[6] D3	DB_P[7]	E1	I	Port B data bit 7				
DB_N[6]	DB_N[7]	D1	I	Port B data bit 7 complement				
DB_P[5] F2 1 Port B data bit 5 DB_N[5] E2 1 Port B data bit 4 DB_P[4] J1 1 Port B data bit 4 DB_N[4] H1 1 Port B data bit 4 DB_N[3] G1 1 Port B data bit 3 DB_N[3] F1 1 Port B data bit 3 DB_N[2] L2 1 Port B data bit 2 DB_N[2] K2 1 Port B data bit 2 complement DB_N[1] K1 1 Port B data bit 1 complement DB_N[1] L1 1 Port B data bit 0 (LSB) DB_N[0] M1 1 Port B data bit 0 complement (LSB) IOUT_P M7 O DAC current output. Full scale when all input bits are set 1. IOUT_P M7 O DAC complementary current output. Full scale when all input bits are 0. RBIASIN P4 1 Rais resistor current output. Full scale when all input bits are set 1. CSCAP P3 O Current source bias voltage sense input CSCAP P3	DB_P[6]	D3	I	Port B data bit 6				
DB_N[5] E2 I Port B data bit 5 complement DB_P[4] J1 I Port B data bit 4 DB_N[4] H1 I Port B data bit 3 DB_P[3] G1 I Port B data bit 3 DB_N[3] F1 I Port B data bit 3 complement DB_N[2] J2 I Port B data bit 2 complement DB_N[2] K2 I Port B data bit 2 complement DB_N[1] K1 I Port B data bit 1 complement DB_N[1] K1 I Port B data bit 1 complement DB_N[0] M1 I Port B data bit 0 (LSB) DB_N[0] M1 I Port B data bit 0 complement (LSB) IOUT_N M6 O DAC current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC complementary current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC current output scale when all input bits are set 1. <	DB_N[6]	D4	I	Port B data bit 6 complement				
DB_P[4]	DB_P[5]	F2	I	Port B data bit 5				
DB_N[4] H1 I Port B data bit 4 complement DB_P[3] G1 I Port B data bit 3 DB_N[3] F1 I Port B data bit 3 complement DB_P[2] J2 I Port B data bit 2 DB_N[2] K2 I Port B data bit 2 complement DB_N[1] K1 I Port B data bit 1 DB_N[1] L1 I Port B data bit 1 complement DB_N[0] M1 I Port B data bit 0 (LSB) IOUT_P M7 O DAC current output. Full scale when all input bits are set 1. IOUT_P M7 O DAC current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC complementary current output. Full scale when all input bits are 0. RBIASOUT P5 O Rbias resistor current output. Full scale when all input bits are 0. RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP IN P2 I Gurrent source bias voltage sense input	DB_N[5]	E2	I	Port B data bit 5 complement				
DB_P[3] F1	DB_P[4]	J1	I	Port B data bit 4				
DB_N[3] F1 I Port B data bit 3 complement DB_P[2] J2 I Port B data bit 2 DB_N[2] K2 I Port B data bit 2 complement DB_P[1] K1 I Port B data bit 1 complement DB_N[1] L1 I Port B data bit 1 (LSB) DB_P[0] M1 I Port B data bit 0 (LSB) DB_N[0] N1 I Port B data bit 0 complement (LSB) IOUT_P M7 O DAC current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC complementary current output. Full scale when all input bits are 0. RBIASOUT P5 O Rbias resistor current output. Full scale when all input bits are est 1. CSCAP P3 O Current source bias voltage CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage sense input REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operat	DB_N[4]	H1	I	Port B data bit 4 complement				
DB_P[2] J2	DB_P[3]	G1	I	Port B data bit 3				
DB_N[2] K2 I Port B data bit 2 complement DB_P[1] K1 I Port B data bit 1 DB_N[1] L1 I Port B data bit 1 complement DB_P[0] M1 I Port B data bit 0 (LSB) DB_N[0] N1 I Port B data bit 0 (LSB) DB_N[0] N1 I Port B data bit 0 complement (LSB) IOUT_P M7 O DAC current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC complementary current output. Full scale when all input bits are 0. RBIASOUT P5 O Rbias resistor current output. Full scale when all input bits are 0. RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage CSCAP_IN P2 I Current source bias voltage REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for (a0,00,a1,a1,a2,b2,) A_only mode A_ONLY N10 I High for (a0,a0,a1,a1,a2,a2,) A_only_inv mode	DB_N[3]	F1	I	Port B data bit 3 complement				
DB_P[1]	DB_P[2]	J2	I	Port B data bit 2				
DB_N[1] L1 I Port B data bit 1 complement DB_P[0] M1 I Port B data bit 0 (LSB) DB_N[0] N1 I Port B data bit 0 (LSB) IOUT_P M7 O DAC current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC complementary current output. Full scale when all input bits are 0. RBIASOUT P5 O Rbias resistor current output RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage REFIO L3 O Bandgap reference output REFIO L3 O Bandgap reference sense input REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode	DB_N[2]	K2	I	Port B data bit 2 complement				
DB_P[0] M1 I Port B data bit 0 (LSB) DB_N[0] N1 I Port B data bit 0 complement (LSB) IOUT_P M7 O DAC current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC complementary current output. Full scale when all input bits are 0. RBIASOUT P5 O Rbias resistor current output RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage REFIO L3 O Bandgap reference output REFIO L4 I Bandgap reference sense input REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode	DB_P[1]	K1	I	Port B data bit 1				
DB_N[0] N1 I Port B data bit 0 complement (LSB) IOUT_P M7 O DAC current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC complementary current output. Full scale when all input bits are 0. RBIASOUT P5 O Rbias resistor current output RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage sense input REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I Sense bell target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,a0,a1,a1,a2,a2,} A_only_inv mode	DB_N[1]	L1	I	Port B data bit 1 complement				
IOUT_P M7 O DAC current output. Full scale when all input bits are set 1. IOUT_N M6 O DAC complementary current output. Full scale when all input bits are 0. RBIASOUT P5 O Rbias resistor current output RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage CSCAP_IN P2 I Current source bias voltage sense input REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY_INV P12 I High for {a0,a0,a1,a1,a2,a2,} A_only_inv mode	DB_P[0]	M1	I	Port B data bit 0 (LSB)				
IOUT_N M6 O DAC complementary current output. Full scale when all input bits are 0. RBIASOUT P5 O Rbias resistor current output RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage sense input REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode High for {a0,a0,a1,a1,a2,a2,} A_only_inv mode	DB_N[0]	N1	I	Port B data bit 0 complement (LSB)				
IOUT_N M6 O DAC complementary current output. Full scale when all input bits are 0. RBIASOUT P5 O Rbias resistor current output RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage sense input REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode High for {a0,a0,a1,a1,a2,a2,} A_only_inv mode								
RBIASOUT P5 O Rbias resistor current output RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage sense input REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, lvds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0,a1,-a1,a2,-a2,} A_only_inv mode	IOUT_P	M7	0	DAC current output. Full scale when all input bits are set 1.				
RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage sense input REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	IOUT_N	M6	0	DAC complementary current output. Full scale when all input bits are 0.				
RBIASIN P4 I Rbias resistor sense input CSCAP P3 O Current source bias voltage CSCAP_IN P2 I Current source bias voltage sense input REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode								
CSCAP_IN P2 I Current source bias voltage CSCAP_IN P2 I Current source bias voltage sense input REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	RBIASOUT	P5	0	Rbias resistor current output				
CSCAP_IN P2 I Current source bias voltage sense input REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, lvds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	RBIASIN	P4	I	Rbias resistor sense input				
REFIO L3 O Bandgap reference output REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, lvds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	CSCAP	P3	0	-				
REFIO_IN L4 I Bandgap reference sense input RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, Ivds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	CSCAP_IN	P2	I	Current source bias voltage sense input				
RESTART M12 I Resets DLL when high. Low for DLL operation. High for using external setup/hold timing. LVDS_HTB P9 I DLYCLK_P/N control, lvds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	REFIO	L3	0	Bandgap reference output				
LVDS_HTB P9 I DLYCLK_P/N control, lvds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	REFIO_IN	L4	I	Bandgap reference sense input				
LVDS_HTB P9 I DLYCLK_P/N control, lvds mode when high, ht mode when low INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode								
INV_CLK L12 I Inverts the DLL target clocking relationship when high. Low for normal DLL operation. See DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	RESTART	M12	I	Resets DLL when high. Low for DLL operation. High for using external setup/hold timing.				
INV_CLR L12 I DLL Usage section. SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	LVDS_HTB	P9	I	DLYCLK_P/N control, lvds mode when high, ht mode when low				
SLEEP P11 I Active-high sleep NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	INV_CLK	L12	1					
NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode				DEL Osage section.				
NORMAL P13 I High for {a0,b0,a1,b1,a2,b2,} normal mode A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode	SLEEP	P11	ı	Active-high sleep				
A_ONLY N10 I High for {a0,a0,a1,a1,a2,a2,} A_only mode A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode								
A_ONLY_INV P12 I High for {a0,-a0, a1,-a1,a2,-a2,} A_only_inv mode								
	A_ONLY_ZS	N13	i	High for {a0,0,a1,0,a2,0,} A_only_zs mode				



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	AVDD to GND		5.0	V
DA_P[130], DA_N[130], DB_P[130], DB_N[130]	Measured with respect to GND	-0.3	AVDD + 0.3	V
NORMAL, A_ONLY, A_ONLY_INV, A_ONLY_ZS	Measured with respect to GND	-0.3	AVDD + 0.3	V
DTCLK_P, DTCLK_N, DACCLK_P, DACCLK_N	Measured with respect to GND	-0.3	AVDD + 0.3	V
LVDS_HTB, INV_CLK, RESTART	Measured with respect to GND	-0.3	AVDD + 0.3	V
IOUT_P, IOUT_N	Measured with respect to GND	AVDD - 0.5	AVDD + 1.5	V
CSCAP_IN, REFIO_IN, RBIAS_IN	Measured with respect to GND	-0.3	AVDD + 0.3	V
Peak input current (any inpu	it)		20	mA
Storage temperature range		-65	150	°C
Maximum Junction Tempera	ature		150	°C
Lead temperature 1,6 mm (I/16 in) from the case for 10 s		260	°C

⁽¹⁾ Stresses above those listed under "absolute maximum ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



DC Electrical Characteristics

 $T_{C.MIN} = -55$ °C to $T_{C.MAX} = 125$ °C, typical values at 25°C, AVDD = 3 V to 3.6 V, loutFS = 20 mA (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Resolutio	on		14			Bits
DC Accui	racy		•			
INL	Integral nonlinearity	$T_{C,MIN}$ to $T_{C,MAX}$, $f_{DAC} = 640$ KHz,	-7.5	±1.5	7.5	LCD
DNL	Differential nonlinearity	f _{OUT} = 10 KHz	-0.98	±0.8	1.75	LSB
Monoton	ocity		14			Bits
Analog O	utput					
	Offset error	Mid code offset	-0.45	±0.09	0.45	%FSR
	Gain error	With external reference	-6.0	±1.6	6.0	%FSR
	Gain error	With internal reference	-6.0	±1.6	6.0	%FSR
	Full-scale output current				30	mA
	Output compliance range	$I_{O(FS)}$ = 20 mA, AV _{DD} = 3.15 V to 3.45 V	AVDD - 0.5		AVDD + 0.5	V
	Output resistance			300 ⁽²⁾		kΩ
	Output capacitance	IOUT_P and IOUT_N single ended		13.7 ⁽²⁾		pF
Reference	e Output		1			
	Reference voltage		1.14	1.2	1.26	V
	Reference output current			100		nA
Reference	e Input		-			
V _{REFIO}	Input voltage range		1.14	1.2	1.26	V
	Input resistance			1 (2)		ΜΩ
	Small-signal bandwidth			1.4		MHz
	Input capacitance			3.2 ⁽²⁾		pF
Temperat	ture Coefficients		-			
	Offset drift			75		ppm of FSR/°C
	Gain drift	With external reference		75		ppm of FSR/°C
	Gain drift	With internal reference		75		ppm of FSR/°C
	Reference voltage drift			35		ppm/°C
Power Su	ipply		-			
AVDD	Analog supply voltage		3	3.3	3.6	V
I _{AVDD}	Analog supply current	f _{DAC} = 2.4 GHz, NORMAL input mode		560	650	mA
I _{AVDD}	Sleep mode, AVDD supply current	Sleep mode (SLEEP pin high)		150	180	mA
Р	Power dissipation	f _{DAC} = 2.4 GHz, NORMAL input mode		1800	2350	mW
PSRR	Power-supply rejection ratio	AV _{DD} = 3.15V to 3.45V		0.4	1.3	%FSR/V

 ⁽¹⁾ Typicals are characterization values at 25C and AVDD = 3.3V. These parameters are characterized, but not production tested.
 (2) Specified by design.



AC Electrical Characteristics

 $T_{C,MIN} = -55$ °C to $T_{C,MAX} = 125$ °C, typical values at 25°C, AVDD = 3 V to 3.6 V, loutFS = 20 mA (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Analog	Output					
f _{DAC}	Output update rate				2.4	GSPS
t _{s(DAC)}	Output setting time to 0.1%	Mid-scale transition		3.5		ns
t _{pd}	Output propagation delay			7 DACCLK + 1.5 ns		
$t_{r(IOUT)}$	Output rise time, 10% to 90%			280		ps
t _{f(IOUT)}	Output fall time, 90% to 10%			280		ps
AC Per	formance				· ·	
		f _{DAC} = 2.4 GSPS, f _{OUT} = 100 MHz, Dual-port mode, 0 dBFS	46	55		
		f_{DAC} = 2.4 GSPS, f_{OUT} = 200 MHz, Dual-port mode, 0 dBFS		51		
SFDR	Spurious-free dynamic range	f_{DAC} = 2.4 GSPS, f_{OUT} = 300 MHz, Dual-port mode, 0 dBFS	31	36		dBc
		f _{DAC} = 2.4 GSPS, f _{OUT} = 500 MHz, Dual-port mode, 0 dBFS	35	43		
		f _{DAC} = 2.4 GSPS, f _{OUT} = 500 MHz, Dual-port mode, –6 dBFS		47		
		f _{DAC} = 2.4 GSPS, f _{OUT} = 100 MHz, Dual-port mode, 0 dBFS	58	60		
		f _{DAC} = 2.4 GSPS, f _{OUT} = 200 MHz, Dual-port mode, 0 dBFS		60		
SNR	Signal-to-noise ratio	f _{DAC} = 2.4 GSPS, f _{OUT} = 300 MHz, Dual-port mode, 0 dBFS	56	62		dBc
		f _{DAC} = 2.4 GSPS, f _{OUT} = 500 MHz, Dual-port mode, 0 dBFS	51	58		
		f _{DAC} = 2.4 GSPS, f _{OUT} = 500 MHz, Dual-port mode, –6 dBFS		52		
		f _{DAC} = 2.4 GSPS, f _{OUT} = 100 MHz, Dual-port mode, 0 dBFS	45	52		
		f_{DAC} = 2.4 GSPS, f_{OUT} = 200 MHz, Dual-port mode, 0 dBFS		50		
THD	Total harmonic distortion	f_{DAC} = 2.4 GSPS, f_{OUT} = 300 MHz, Dual-port mode, 0 dBFS	31	36		dBc
		f_{DAC} = 2.4 GSPS, f_{OUT} = 500 MHz, Dual-port mode, 0 dBFS	35	46		
		f _{DAC} = 2.4 GSPS, f _{OUT} = 500 MHz, Dual-port mode, –6 dBFS		44		
		f _{DAC} = 2.4 GSPS, f _{OUT} = 99 MHz and 102 MHz, Each tone at –6 dBFS, Dual-port mode.		70		dBc
IMDa	Third-order two-tone	f _{DAC} = 2.4 GSPS, f _{OUT} = 200 MHz and 202 MHz, Each tone at –6 dBFS, Dual-port mode.		68		dBc
IMD3	intermodulation	f_{DAC} = 2.4 GSPS, f_{OUT} = 253 Mhz and 257 MHz, Each tone at -6 dBFS, Dual-port mode.	47	57		dBc
		f _{DAC} = 2.4 GSPS, f _{OUT} = 299 Mhz and 302 MHz, Each tone at –6 dBFS, Dual-port mode.	35	55		dBc
IMD	Four-tone intermodulation	f _{DAC} = 2.4 GSPS, f _{OUT} = 298 MHz, 299 MHz, 300 MHz, and 301 MHz, Each tone at –12 dBFS, Dual-port mode.	47	62.5		dBc

⁽¹⁾ Typicals are characterization values at 25C and AVDD = 3.3V. These parameters are characterized, but not production tested.

Submit Documentation Feedback



Digital Electrical Characteristics

 $T_{C.MIN} = -55$ °C to $T_{C.MAX} = 125$ °C, typical values at 25°C, AVDD = 3 V to 3.6 V, loutFS = 20 mA (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
CMOS Interfac	e (SLEEP, RESTART, INV_CLK, NO	RMAL, A_ONLY, A_ONLY_INV, A_ONLY_Z	S)			
V_{IH}	High-level input voltage		2	3		V
V _{IL}	Low-level input voltage		0	0	0.8	V
I _{IH}	High-level input current			0.2	10	μΑ
I_{IL}	Low-level input current		-10	-0.2		μΑ
	Input capacitance			2.5 ⁽²⁾		pF
Differential Da	ta Interface (DA_P[13:0], DA_N[13:0], DB_P[13:0], DB_N[13:0], DTCLK_P, DTCI	LK_N)			
V _{ITH}	Differential input threshold		-100		100	mV
Z _T	Internal termination impedance		80	100	125	Ω
V_{ICOM}	Input common mode		0.6		1.4	V
Ci	Input capacitance			2.6 ⁽²⁾		pF
Differential Da	ta Interface (DA_P[13:0], DA_N[13:0], DB_P[13:0], DB_N[13:0] External timing v	with DLL in r	estart) (S	ee Figu	ıre 17)
T _{setup}	Data setup to DLYCLK ⁽³⁾	RESTART = 1, DLYCLK 20-pf load. See Figure 17	2.45			nS
T _{hold}	Data hold to DLYCLK (3)	RESTART = 1, DLYCLK 20-pf load. See Figure 17	-1.2			nS
Clock Inputs (DACCLK_P, DACCLK_N)		•		,	
DACCLK_P - DACCLK_N	Clock differential input voltage		200		1000	mV
	Clock duty cycle		40		60	%
VCLKCM	Clock common mode		1.0		1.4	V
DLL (See Figu	re 15)		·			
NegD	DLL min negative delay	RESTART = 0	150			ps
PosD	DLL min positive delay	RESTART = 0	600			ps
Tvalid	CLK/4 internal setup+hold width			160		ps
Fdac		RESTART = 0	1		2.4	GHz


⁽¹⁾ Typicals are characterization values at 25C and AVDD = 3.3V. These parameters are characterized, but not production tested.

Table 3. Thermal Information

	Parameter	TEST CONDITIONS	TYPICAL	UNIT
$R_{\theta JA}$	Junction-to-free-air thermal resistance	Non-thermally enhanced JEDEC standard PCB, per JESD-51, 51-3	41.3	°C/W
RθJC	Junction-to-case thermal resistance	MIL-STD-883 test method 1012	3.8	°C/W

⁽²⁾ Specified by design.(3) Tested using SNR as pass/fail criteria.





- A. See data sheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 105°C junction temperture (does not include package interconnect life)

Figure 2. DAC5670MGEM-V - 192/GEM Package Operating Life Derating Chart



TYPICAL CHARACTERISTICS

Single-Tone Spectrum Power vs




Figure 3.

Two-Tone IMD (Power)

vs





Figure 4.




TYPICAL CHARACTERISTICS (continued)

W-CDMA TM1 Single Carrier Power vs



W-CDMA TM1 Single Carrier Power

Figure 5.



Submit Documentation Feedback



TYPICAL CHARACTERISTICS (continued)

W-CDMA TM1 Dual Carrier Power vs Frequency




Figure 7.

W-CDMA TM1 Three Carrier Power

vs Frequency





Figure 8.



TYPICAL CHARACTERISTICS (continued)

W-CDMA TM1 Four Carrier Power

vs Frequency





APPLICATION INFORMATION

Detailed Description

Figure 10 shows a simplified block diagram of the current steering DAC5670. The DAC5670 consists of a segmented array of NPN-transistor current sinks, capable of delivering a full-scale output current up to 30mA. Differential current switches direct the current of each current sink to either one of the complementary output nodes IOUT_P or IOUT_N. The complementary current output enables differential operation, canceling out common-mode noise sources (digital feed-through, on-chip and PCB noise), dc offsets, and even-order distortion components, and doubling signal output power.

The full-scale output current is set using an external resistor (RBIAS) in combination with an on-chip bandgap voltage reference source (1.2V) and control amplifier. The current (IBIAS) through resistor RBIAS is mirrored internally to provide a full-scale output current equal to 32 times IBIAS. The full-scale current is adjustable from 30mA down to 5mA by using the appropriate bias resistor value.




Figure 10. Current Steering DAC5670



Digital Inputs

The DAC5670 differential digital inputs are compatible with LVDS and HyperTransport voltage levels.




Figure 11. Digital Input Voltage Options

The DAC5670 uses low voltage differential signaling (LVDS and Hyper-Transport) for the bus input interface. The LVDS and Hyper-Transport input modes feature a low differential voltage swing. The differential characteristic of LVDS and Hyper-Transport modes allow for high-speed data transmission with low electromagnetic interference (EMI) levels. Figure 12 shows the equivalent complementary digital input interface for the DAC5670, valid for pins DA_P[13:0], DA_N[13:0], DB_P[13:0], and DB_N[13:0].




Figure 12.



Figure 13 shows a schematic of the equivalent CMOS/TTL-compatible digital inputs of the DAC5670, valid for the following pins: RESTART, LVDS_HTB, INV_CLK, SLEEP, NORMAL, A_ONLY, A_ONLY_INV, and A_ONLY_ZS.




Figure 13.

DLL Usage

The DAC5670 is clocked at the DAC sample rate. Each input port runs at a maximum of 1.2 GSPS. The DAC5670 provides an output clock (DLYCLK) at one-half the input port data rate (DACCLK/4), and monitors an additional reference bit (DTCLK). DTCLK is used as feedback clock to adjust interface timing. To accomplish this, the DAC5670 implements a delay locked loop (DLL) to help manage the timing interface from external data source. As with all DLLs, there are limitations on the capability of the DLL with respect to the delay chain length, implementation of the phase detector, and the bandwidth of the control loop. The DAC5670 implements a quadrature based phase detector. This scheme allows for the DLL to provide maximum setup/hold delay margins when quadrature can be reached. Quadrature is reached when the internal CLK/4 is 90° out of phase with DTCLK. Additionally, as the frequency of operation decreases, the delay line's fixed length limits its ability to change the delay path enough to reach quadrature. See Figure 15. It is also worth noting that the delay line has asymetric attriubes. The NegD range is smaller than the PosD range. From its nominal (restart) position, it can delay more than it can subtract.

Figure 15 represents the behavior of the phase detector and the delay line with respect to initial positions of the rising edge of DTCLK. There are 4 distinct quadrants that define the behavior. Each quadrant represents the period of the DDR clock rate (600 Mhz in the 2.4 GSPS case) divided by 4. The ideal location has the initial delays of DTCLK (and hence data bits) in quadrant 1. The stable lock point of DLL is at T/4, between Q1 and Q2. If DTCLK's initial delay is in quadrants 3 or 4, the INV_CLK pin can be asserted to improve ability of DLL to obtain quadrature. This will move the stable quadrature point to the center of 3T/4 vs T/4 as shown in Figure 15. Essentially the zones that add delay become zones that subtract delay and vice-versa. The clock phase of CLK/4 would also invert.

In cases where it is not appropriate to use the DLL to manage the timing interface, it is possible to utilize fixed setup and hold values for DA and DB signals relative to the generated DLYCLK output when the DLL is held in restart. This is accomplished by asserting RESTART to logic high and using the timing input conditions for external timing interface with DLL in restart in the recommended operating conditions table. DTCLK does not need to be provided when using external setup and hold timing. DTCLK should be biased to valid LVDS levels in that case. See Figure 17.






Figure 14. DLL Input Loop Simplified Block Diagram




Figure 15. DLL Phase Detector Behavior

www.ti.com




Figure 16. DLL Input Loop Functional Timing




Figure 17. External Interface Timing With DLL in Restart



Input Format

The DAC5670 has four input modes selected by the four mutually exclusive configuration pins: NORMAL, A_ONLY, A_ONLY_INV, and A_ONLY_ZS. Table 4 lists the input modes, the input sample rates, the maximum DAC sample rate (CLK input) and resulting DAC output sequence for each configuration. For all configurations, the DLYCLK_P/N outputs and DTCLK_P/N inputs are DACCLK_P/N frequency divided by four.

Table 4. DAC5670 Input Formats

NORMAL	A_ONLY	A_ONLY_INV	A_ONLY_ZS	FinA/Fdac	FinB/Fdac	f _{DAC} MAX (MHz)	DLYCLK_P/N AND DTCLK_P/N FREQ (MHz)	DAC OUTPUT SEQUENCE
1	0	0	0	1/2	1/2	2400	Fdac/4	A0, B0, A1, B1, A2, B2,
0	1	0	0	1/2	Off	2400	Fdac/4	A0, A0, A1, A1, A2, A2,
0	0	1	0	1/2	Off	2400	Fdac/4	A0, -A0, A1, -A1, A2, -A2,
0	0	0	1	1/2	Off	2400	Fdac/4	A0, 0, A1, 0, A2, 0,



Clock Input

The DAC5670 features differential, LVPECL compatible clock inputs (DACCLK_P, DACCLK_N). Figure 18shows the equivalent schematic of the clock input buffer. The internal biasing resistors set the input common-mode voltage to AVDD/2, while the input resistance is typically 1 k Ω . A variety of clock sources can be ac-coupled to the device, including a sine wave source (see Figure 19).




Figure 18. Clock Equivalent Input




Figure 19. Driving the DAC5670 with a Single-Ended Clock Source Using a Transformer

To obtain best ac performance the DAC5670 clock input should be driven with a differential LVPECL or sine wave source as shown in Figure 20and Figure 21. Here, the potential of VTT should be set to the termination voltage required by the driver along with the proper termination resistors (RT). The DAC5670 clock input can also be driven single-ended for slower clock rates using TTL/CMOS levels; this is shown in Figure 22.






Figure 20. Driving the DAC5670 with a Single-Ended ECL/PECL Clock Source




Figure 21. Driving the DAC5670 with a Differential ECL/PECL Clock Source




Figure 22. Driving the DAC5670 with a Single-Ended TTL/CMOS Clock Source



DAC Transfer Function

The DAC5670 has a current sink output. The current flow through IOUT_P and IOUT_N is controlled by Dx_P[13:0] and Dx_N[13:0]. For ease of use, we denote D[13:0] as the logical bit equivalent of Dx_P[13:0] and its complement Dx_N[13:0]. The DAC5670 supports straight binary coding with D13 being the MSB and D0 the LSB. Full-scale current flows through IOUTP when all D[13:0] inputs are set high and through IOUTN when all D[13:0] inputs are set low. The relationship between IOUT_P and IOUT_N can be expressed as Equation 1:

$$IOUT_N = IO_{(FS)} - IOUT_P \tag{1}$$

 $IO_{(FS)}$ is the full-scale output current sink (5 mA to 30 mA). Since the output stage is a current sink, the current can only flow from AVDD through the load resistors R_1 into the IOUT_N and IOUT_P pins.

The output current flow in each pin driving a resistive load can be expressed as shown in Figure 23, as well as in Equation 2 and Equation 3.




Figure 23. Relationship between D[13:0], IOUT_N and IOUT_P

$$IOUT_N = (IOUT_{(FS)} \times (16383 - CODE)) / 16384$$
 (2)

$$IOUT_P = (IOUT_{(FS)} \times CODE) / 16384$$
 (3)

where CODE is the decimal representation of the DAC input word. This would translate into single-ended voltages at IOUT N and IOUT P, as shown in Equation 4 and Equation 5:

$$VOUTN = AVDD - IOUT_N \times R_L \tag{4}$$

$$VOUTP = AVDD - IOUT_P \times R_L$$
 (5)

For example, assuming that D[13:0] = 1 and that R_L is 50 Ω , the differential voltage between pins IOUT_N and IOUT_P can be expressed as shown in Equation 6 through Equation 8 where $IO_{(FS)} = 20$ mA:

VOUTN =
$$3.3 \text{ V} - 0 \text{ mA } \times 50 \Omega = 3.3 \text{ V}$$
 (6)

VOUTP =
$$3.3 \text{ V} - 20 \text{ mA x } 50 \Omega = 2.3 \text{ V}$$
 (7)

$$VDIFF = VOUTN - VOUTP = 1 V$$
 (8)

If D[13:0] = 0, then $IOUT_P = 0$ mA and $IOUT_N = 20$ mA and the differential voltage VDIFF = -1 V.

The output currents and voltages in IOUT_N and IOUT_P are complementary. The voltage, when measured differentially, will be doubled compared to measuring each output individually. Care must be taken not to exceed the compliance voltages at the IOUT_N and IOUT_P pins in order to keep signal distortion low.



Reference Operation




Figure 24. Reference Circuit

The DAC5670 comprises a bandgap reference and control amplifier for biasing the full-scale output current. The full-scale output current is set by applying an external resistor R_{BIAS} to pins RBIASOUT and RBIASIN. The bias current I_{BIAS} through resistor R_{BIAS} is defined by the on-chip bandgap reference voltage and control amplifier. The full-scale output current equals 32 times this bias current. The full-scale output current IOUT_{FS} can thus be expressed as:

$$IOUT_{FS} = 32 \times I_{BIAS} = 32 \times V_{REFIO}/R_{BIAS}$$
(9)

Where:

V_{REFIO} Voltage at terminals REFIO and REFIO_IN

The bandgap reference voltage delivers an accurate voltage of 1.2 V. An external REFIO filter capacitor of 0.1 µF should be connected externally to the terminals REFIO and REFIO_IN for compensation.

The full-scale output current can be adjusted from 30 mA down to 5 mA by varying external resistor R_{BIAS} .



Analog Current Outputs

Figure 25 is a simplified schematic of the current sink array output with corresponding switches. Differential NPN switches direct the current of each individual NPN current sink to either the positive output node IOUT_P or its complementary negative output node IOUT_N. The input data presented at the DA_P[13:0], DA_N[13:0], DB_P[13:0] and DB_N[13:0] is decoded to control the sw_p(N) and sw_n(N) current switches.




Figure 25. Current Sink Array

The external output resistors R_{LOAD} are connected to the positive supply, AVDD.

The DAC5670 can easily be configured to drive a doubly-terminated 50 Ω cable using a properly selected transformer. Figure 26 and Figure 27 show the 1:1 and 4:1 impedance ratio configuration, respectively. These configurations provide maximum rejection of common-mode noise sources and even-order distortion components, thereby doubling the power of the DAC to the output. The center tap on the primary side of the transformer is terminated to AVDD, enabling a dc current flow for both IOUT_N and IOUT_P.






Figure 26.




Figure 27.

Sleep Mode

When the SLEEP pin is asserted (high), the DAC5670 enters a lower-power mode.



Definitions of Specifications and Terminology

Differential Nonlinearity (DNL): Defined as the variation in analog output associated with an ideal 1 LSB change in the digital input code.

Gain Drift: Defined as the maximum change in gain, in terms of ppm of full-scale range (FSR) per °C, from the value at 25°C to values over the full operating temperature range.

Gain Error: Defined as the percentage error in the ratio between the measured full-scale output current and the value of the ideal full-scale output (32 x V_{REFIO}/R_{BIAS}). A V_{REFIO} of 1.2V is used to measure the gain error with an external reference voltage applied. With an internal reference, this error includes the deviation of V_{REFIO} (internal bandgap reference voltage) from the typical value of 1.2V.

Integral Nonlinearity (INL): Defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero scale to full scale.

Intermodulation Distortion (IMD3, IMD): The two-tone IMD3 or four-tone IMD is defined as the ratio (in dBc) of the worst 3rd-order (or higher) intermodulation distortion product to either fundamental output tone.

Offset Drift: Defined as the maximum change in DC offset, in terms of ppm of full-scale range (FSR) per °C, from the value at 25°C to values over the full operating temperature range.

Offset Error: Defined as the percentage error in the ratio of the differential output current (IOUT_P – IOUT_N) to half of the full-scale output current for input code 8192.

Output Compliance Range: Defined as the minimum and maximum allowable voltage at the output of the current-output DAC. Exceeding this limit may result in reduced reliability of the device or adversely affecting distortion performance.

Power Supply Rejection Ratio (PSSR): Defined as the percentage error in the ratio of the delta IOUT and delta supply voltage normalized with respect to the ideal IOUT current.

Reference Voltage Drift: Defined as the maximum change of the reference voltage in ppm per degree Celsius from value at ambient (25°C) to values over the full operating temperature range.

Spurious Free Dynamic Range (SFDR): Defined as the difference (in dBc) between the peak amplitude of the output signal and the peak spurious signal.

Signal to Noise Ratio (SNR): Defined as the ratio of the RMS value of the fundamental output signal to the RMS sum of all other spectral components below the Nyquist frequency, including noise, but excluding the first six harmonics and dc.

Total Harmonic Distortion (THD): Defined as the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental output signal.

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

3-Feb-2012

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
5962-0724701VXA	ACTIVE	CBGA	GEM	192	84	TBD	Call TI	Call TI	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GEM (S-CBGA-N192)

CERAMIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Metal Lid Hermetic Package.
- D. Falls within JEDEC MO-156



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

Automotive and Transportation www.ti.com/automotive

e2e.ti.com

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

		•	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Products

Audio

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti.com/audio

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated