

## 8-BIT BIDIRECTIONAL LOW-VOLTAGE TRANSLATOR


Check for Samples: [SN74GTL2003](#)

### FEATURES

- Provides Bidirectional Voltage Translation With No Direction Control Required
- Allows Voltage Level Translation From 1 V up to 5 V
- Provides Direct Interface With GTL, GTL+, LVTTTL/TTL, and 5-V CMOS Levels
- Low On-State Resistance Between Input and Output Pins (Sn/Dn)
- Supports Hot Insertion
- No Power Supply Required – Will Not Latch Up
- 5-V-Tolerant Inputs
- Low Standby Current
- Flow-Through Pinout for Ease of Printed Circuit Board Trace Routing
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

### APPLICATIONS

- Bidirectional or Unidirectional Applications Requiring Voltage-Level Translation From Any Voltage (1 V to 5 V) to Any Voltage (1 V to 5 V)
- Low Voltage Processor I2C Port Translation to 3.3-V and/or 5-V I2C Bus Signal Levels
- GTL/GTL+ Translation to LVTTTL/TTL Signal Levels



### DESCRIPTION/ORDERING INFORMATION

The SN74GTL2003 provides eight NMOS pass transistors (S<sub>n</sub> and D<sub>n</sub>) with a common gate (G<sub>REF</sub>) and a reference transistor (S<sub>REF</sub> and D<sub>REF</sub>). The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. With no direction control pin required, the device allows bidirectional voltage translations any voltage (1 V to 5 V) to any voltage (1 V to 5 V).

When the S<sub>n</sub> or D<sub>n</sub> port is LOW, the clamp is in the ON state and a low-resistance connection exists between the S<sub>n</sub> and D<sub>n</sub> ports. Assuming the higher voltage is on the D<sub>n</sub> port, when the D<sub>n</sub> port is HIGH, the voltage on the S<sub>n</sub> port is limited to the voltage set by the reference transistor (S<sub>REF</sub>). When the S<sub>n</sub> port is HIGH, the D<sub>n</sub> port is pulled to VCC by the pullup resistors.

All transistors in the SN74GTL2003 have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This offers superior matching over discrete transistor voltage-translation solutions where the fabrication of the transistors is not symmetrical. With all transistors being identical, the reference transistor (S<sub>REF</sub>/D<sub>REF</sub>) can be located on any of the other eight matched S<sub>n</sub>/D<sub>n</sub> transistors, allowing for easier board layout. The translator transistors with integrated ESD circuitry provides excellent ESD protection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**ORDERING INFORMATION**

$T_A$	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	VQFN – RKS	Tape and reel	SN74GTL2003RKSR	GK2003
	TSSOP – PW	Tube	SN74GTL2003PW	GK2003
		Tape and reel	SN74GTL2003PWR	GK2003

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

**DESCRIPTION**

**Table 1.  
PIN DESCRIPTION**

PIN NO.	NAME	DESCRIPTION
1	G <sub>ND</sub>	Ground (0 V)
2	S <sub>REF</sub>	Source of reference transistor
3 – 10	S <sub>n</sub>	Ports S1–S8
11 – 18	D <sub>n</sub>	Ports D1–D8
19	D <sub>REF</sub>	Drain of reference transistor
20	G <sub>REF</sub>	Gate of reference transistor

FUNCTION TABLES

**Table 2. HIGH-to-LOW Translation  
(Assuming Dn is at the Higher Voltage Level)<sup>(1)</sup>**

G <sub>REF</sub> <sup>(2)</sup>	D <sub>REF</sub>	S <sub>REF</sub>	INPUTS D8–D1	OUTPUT S8–S1	TRANSISTOR
H	H	0 V	X	X	Off
H	H	V <sub>TT</sub> <sup>(3)</sup>	H	V <sub>TT</sub> <sup>(4)</sup>	On
H	H	V <sub>TT</sub>	L	L <sup>(5)</sup>	On
L	L	0 – V <sub>TT</sub>	X	X	Off


- (1) H = HIGH voltage level, L = LOW voltage level, X = don't care.
- (2) G<sub>REF</sub> should be at least 1.5 V higher than S<sub>REF</sub> for best translator operation.
- (3) V<sub>TT</sub> is equal to the S<sub>REF</sub> voltage.
- (4) Sn is not pulled up or pulled down.
- (5) Sn follows the Dn input LOW.

**Table 3. LOW-to-HIGH Translation  
(Assuming Dn is at the Higher Voltage Level)<sup>(1)</sup>**

G <sub>REF</sub> <sup>(2)</sup>	D <sub>REF</sub>	S <sub>REF</sub>	INPUTS D8–D1	OUTPUT S8–S1	TRANSISTOR
H	H	0 V	X	X	Off
H	H	V <sub>TT</sub> <sup>(3)</sup>	V <sub>TT</sub>	H <sup>(4)</sup>	Nearly Off
H	H	V <sub>TT</sub>	L	L <sup>(5)</sup>	On
L	L	0 – V <sub>TT</sub>	X	X	Off

- (1) H = HIGH voltage level, L = LOW voltage level, X = don't care.
- (2) G<sub>REF</sub> should be at least 1.5 V higher than S<sub>REF</sub> for best translator operation.
- (3) V<sub>TT</sub> is equal to the S<sub>REF</sub> voltage.
- (4) Dn is pulled up to VCC through an external resistor.
- (5) Dn follows the Sn input LOW.

CLAMP SCHEMATIC



SA00647

### Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>SREF</sub>	DC source reference voltage		-0.5	7	V
V <sub>DREF</sub>	DC drain reference voltage		-0.5	7	V
V <sub>GREF</sub>	DC gate reference voltage		-0.5	7	V
V <sub>Sn</sub>	DC voltage port Sn		-0.5	7	V
V <sub>Dn</sub>	DC voltage port Dn		-0.5	7	V
I <sub>REFK</sub>	DC diode current on reference pins	V <sub>I</sub> < 0 V		-50	mA
I <sub>SK</sub>	DC diode current port Sn	V <sub>I</sub> < 0V		-50	mA
I <sub>DK</sub>	DC diode current port Dn	V <sub>I</sub> < 0 V		-50	mA
I <sub>MAX</sub>	DC clamp current per channel	Channel is ON state		±128	mA
θ <sub>JA</sub>	Package thermal impedance			88	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures that are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- (3) The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>I/O</sub>	Input/output voltage (Sn, Dn)		0	5.5	V
V <sub>SREF</sub>	DC source reference voltage <sup>(1)</sup>		0	5.5	V
V <sub>DREF</sub>	DC drain reference voltage		0	5.5	V
V <sub>GREF</sub>	DC gate reference voltage		0	5.5	V
I <sub>PASS</sub>	Pass transistor current			64	mA
T <sub>AMB</sub>	Operating ambient temperature range (in free air)		-40	85	°C

- (1) V<sub>SREF</sub> = V<sub>DREF</sub> - 1.5 V for best results in level-shifting applications.

## Electrical Characteristics

 over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>(1)</sup>		MIN	TYP <sup>(1)</sup>	MAX	UNIT		
$V_{OL}$	Low-level output voltage	$V_{DD} = 3 \text{ V}$ , $V_{SREF} = 1.365 \text{ V}$ , $V_{Sn}$ or $V_{Dn} = 0.175 \text{ V}$ , $I_{clamp} = 15.2 \text{ mA}$			260	350	mV		
$V_{IK}$	Input clamp voltage	$I_I = -18 \text{ mA}$	$V_{GREF} = 0 \text{ V}$			-1.2	V		
$I_{IH}$	Gate input leakage	$V_I = 5 \text{ V}$	$V_{GREF} = 0 \text{ V}$			5	$\mu\text{A}$		
$C_{I(GREF)}$	Gate capacitance	$V_I = 3 \text{ V}$ or $0 \text{ V}$			56		pF		
$C_{IO(OFF)}$	OFF capacitance	$V_O = 3 \text{ V}$ or $0 \text{ V}$	$V_{GREF} = 0 \text{ V}$		7.4		pF		
$C_{IO(ON)}$	ON capacitance	$V_O = 3 \text{ V}$ or $0 \text{ V}$	$V_{GREF} = 3 \text{ V}$		18.6		pF		
$r_{on}^{(2)}$	ON-state resistance	$V_I = 0 \text{ V}$	$I_O = 64 \text{ mA}$	$V_{GREF} = 4.5 \text{ V}$		3.5	5	$\Omega$	
				$V_{GREF} = 3 \text{ V}$		4.4	7		
				$V_{GREF} = 2.3 \text{ V}$		5.5	9		
				$V_{GREF} = 1.5 \text{ V}$		67	105		
		$V_I = 2.4 \text{ V}$	$I_O = 30 \text{ mA}$	$V_{GREF} = 1.5 \text{ V}$		9	15		
				$V_{GREF} = 4.5 \text{ V}$	$I_O = 15 \text{ mA}$		7		10
						$V_{GREF} = 3 \text{ V}$			58
				$V_I = 1.7 \text{ V}$	$V_{GREF} = 2.3 \text{ V}$		50		70

 (1) All typical values are measured at  $T_{amb} = 25^\circ\text{C}$ .

(2) Measured by the voltage drop between the Sn and the Dn terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (Sn or Dn) terminals. Submit Documentation Feedback 5

### AC Characteristics for Translator-Type Applications<sup>(1)</sup>

$V_{REF} = 1.365\text{ V to }1.635\text{ V}$ ,  $V_{DD1} = 3\text{ V to }3.6\text{ V}$ ,  $V_{DD2} = 2.36\text{ V to }2.64\text{ V}$ ,  $GND = 0\text{ V}$ ,  $t_r = t_f \leq 3\text{ ns}$ ,  $T_{amb} = -40^\circ\text{C to }85^\circ\text{C}$  (see Figure 5)

PARAMETER		MIN	TYP <sup>(2)</sup>	MAX	UNIT
$t_{PLH}$ <sup>(3)</sup>	Propagation delay (Sn to Dn, Dn to Sn)	0.5	1.5	5.5	ns

- (1)  $C_{ON(max)}$  of 30 pF and a  $C_{OFF(max)}$  of 15 pF is specified by design.
- (2) All typical values are measured at  $V_{DD1} = 3.3\text{ V}$ ,  $V_{DD2} = 2.5\text{ V}$ ,  $V_{REF} = 1.5\text{ V}$  and  $T_{amb} = 25^\circ\text{C}$ .
- (3) Propagation delay specified by characterization.




Figure 1. Input (Sn) to Output (Dn) Propagation Delays





Figure 2. Load Circuit

## AC Characteristics for Translator-Type Applications


GND = 0 V,  $t_R$ ,  $C_L = 50$  pF,  $G_{REF} = 5$  V  $\pm$  0.5 V,  $T_{amb} = -40^\circ\text{C}$  to  $85^\circ\text{C}$

PARAMETER		MIN	MAX	UNIT
$t_{pd}$	Propagation delay <sup>(1)</sup>		250	ps

(1) This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



**Figure 3. Input (Sn) to Output (Dn) Propagation Delays**



**Figure 4. Load Circuit**

Test	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$T_{PHZ}/T_{PZH}$	Open

$C_L$  = Load Capacitance, includes jig and probe capacitance (See *AC Characteristics* for value)

## APPLICATION INFORMATION

### Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the  $G_{REF}$  input must be connected to  $D_{REF}$  and both pins pulled to HIGH-side  $V_{CC}$  through a pullup resistor (typically 200 k $\Omega$ ). A filter capacitor on  $D_{REF}$  is recommended. The processor output can be totem pole or open drain (pullup resistors) and the chipset output can be totem pole or open drain (pullup resistors are required to pull the Dn outputs to  $V_{CC}$ ). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-statable, and the outputs must be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open drain, no direction control is needed. The opposite side of the reference transistor ( $S_{REF}$ ) is connected to the processor core power-supply voltage. When  $D_{REF}$  is connected through a 200-k $\Omega$  resistor to a 3.3-V to 5.5-V VCC supply and  $S_{REF}$  is set between 1 V to  $V_{CC}$  1.5 V, the output of each Sn has a maximum output voltage equal to  $S_{REF}$ , and the output of each Dn has a maximum output voltage equal to  $V_{CC}$ .







Figure 5. Bidirectional Translation to Multiple Higher Voltage Levels (Such as an I<sup>2</sup>C or SMBus Applications)

## Unidirectional Down Translation

For unidirectional clamping (higher voltage to lower voltage), the  $G_{REF}$  input must be connected to  $D_{REF}$  and both pins pulled to the higher-side  $V_{CC}$  through a pullup resistor (typically 200 k $\Omega$ ). A filter capacitor on  $D_{REF}$  is recommended. Pullup resistors are required if the chipset I/Os are open drain. The opposite side of the reference transistor ( $S_{REF}$ ) is connected to the processor core power-supply voltage. When  $D_{REF}$  is connected through a 200-k $\Omega$  resistor to a 3.3-V to 5.5-V  $V_{CC}$  supply and  $S_{REF}$  is set between 1 V to  $V_{CC} - 1.5$  V, the output of each  $S_n$  has a maximum output voltage equal to  $S_{REF}$ .



**Figure 6. Unidirectional Down Translation to Protect Low-Voltage Processor Pins**

## Unidirectional Up Translation

For unidirectional up translation (lower voltage to higher voltage), the reference transistor is connected the same as for a down translation. A pullup resistor is required on the higher voltage side (Dn or Sn) to get the full HIGH level, since the GTL device only passes the reference source ( $S_{REF}$ ) voltage as a HIGH when doing an up translation. The driver on the lower voltage side only needs pullup resistors if it is open drain.




Figure 7. Unidirectional Up Translation to Higher-Voltage Chipsets

## Sizing Pullup Resistors

The pullup resistor value should limit the current through the pass transistor when it is in the on state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

$$\text{Resistor value } (\Omega) = \frac{\text{Pullup voltage (V)} - 0.35 \text{ V}}{0.015 \text{ A}} \quad (1)$$

Table 4 shows resistor values for various reference voltages and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column, or a larger value, should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the GTL device at 0.175 V, although the 15 mA only applies to current flowing through the SN74GTL2003.

**Table 4. Pullup Resistor Values<sup>(1)(2)(3)</sup>**

PULLUP RESISTOR VALUE ( $\Omega$ )						
VOLTAGE	15 mA		10 mA		3 mA	
	NOMINAL	+10%	NOMINAL	+10%	NOMINAL	+10%
5.0 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

- (1) Calculated for  $V_{OL} = 0.35 \text{ V}$   
 (2) Assumes output driver  $V_{OL} = 0.175 \text{ V}$  at stated current  
 (3) +10% to compensate for  $V_{DD}$  range and resistor tolerance

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74GTL2003PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74GTL2003PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74GTL2003RKSR	ACTIVE	VQFN	RKS	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL2003PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74GTL2003RKSR	VQFN	RKS	20	3000	177.8	12.4	2.73	4.85	1.03	4.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL2003PWR	TSSOP	PW	20	2000	346.0	346.0	33.0
SN74GTL2003RKSR	VQFN	RKS	20	3000	202.0	201.0	28.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




4040064-5/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153



RKS (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- △ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

# THERMAL PAD MECHANICAL DATA

RKS (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4211394/B 01/12

NOTE: All linear dimensions are in millimeters

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Mobile Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2012, Texas Instruments Incorporated