# LMH6551Q

LMH6551Q Differential, High Speed Op Amp



Literature Number: SNOSB95C



# LMH6551Q

# Differential, High Speed Op Amp

## **General Description**

The LMH®6551 is a high performance voltage feedback differential amplifier. The LMH6551Q has the high speed and low distortion necessary for driving high performance ADCs as well as the current handling capability to drive signals over balanced transmission lines like CAT 5 data cables. The LMH6551Q can handle a wide range of video and data for-

With external gain set resistors, the LMH6551Q can be used at any desired gain. Gain flexibility coupled with high speed makes the LMH6551Q suitable for use as an IF amplifier in high performance communications equipment.

The LMH6551Q is available in the MSOP package.


#### **Features**

- 370 MHz -3 dB bandwidth ( $V_{OUT} = 0.5 V_{PP}$ )
- 50 MHz 0.1 dB bandwidth
- 2400 V/µs slew Rate
- 18 ns settling time to 0.05%
- -94/-96 dB HD2/HD3 @ 5 MHz
- LMH6551Q is AEC-Q100 grade 1 qualified and is manufactured on an automotive grade flow

## **Applications**

- Differential AD driver
- Video over twisted pair
- Differential line driver
- Single end to differential converter
- High speed differential signaling
- IF/RF amplifier
- SAW filter buffer/driver
- Automotive

## **Typical Application**



SET 
$$R_M = R_T || R_S$$


SET 
$$R_T = \frac{1}{\left(\frac{1}{R_S} - \frac{1}{R_{IN}}\right)}$$

SET 
$$R_T = \frac{1}{\left(\frac{1}{R_S} - \frac{1}{R_{IN}}\right)}$$
  $R_{IN} = \frac{R_G}{1 - \left(\frac{R_F}{2^* (R_F + R_G)}\right)}$ 

30157910

LMH® is a registered trademark of National Semiconductor Corporation.

# **Connection Diagram**



# **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing	Features
	LMH6551QMM		1k Units Tape and Reel		AEC-Q100 Grade 1 qualified. Automotive
8-Pin MSOP	LMH6551QMME	AU1Q	250 Units Tape and Reel	MUA08A	Grade Production Flow **
	LMH6551QMMX		3.5k Units Tape and Reel		

<sup>\*\*</sup>Automotive Grade (Q) product incorporates enhanced manufacturing and support processes for the automotive market, including defect detection methodologies. Reliability qualification is compliant with the requirements and temperature grades defined in the AEC-Q100 standard. Automotive grade products are identified with the letter Q. For more information go to http://www.national.com/automotive.

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 5)

Human Body Model 2000V
Machine Model 200V
Supply Voltage 13.2V
Common Mode Input Voltage ±Vs

Maximum Input Current (pins 1, 2, 7,

30mA

Maximum Output Current (pins 4, 5) (Note 3)

Maximum Junction Temperature 150°C Soldering Information:

See Product Folder at www.national.com and http://www.national.com/ms/MS/MS-SOLDERING.pdf

## Operating Ratings (Note 1)

Operating Temperature Range  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  Storage Temperature Range  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  Total Supply Voltage 3V to 11V

Package Thermal Resistance ( $\theta_{JA}$ ) (Note 4)

8-Pin MSOP 159°C/W

#### ±5V Electrical Characteristics (Note 2)

Single ended in differential out,  $T_A$ = 25°C, G = +1,  $V_S$  = ±5V,  $V_{CM}$  = 0V,  $R_F$  =  $R_G$  = 365 $\Omega$ ,  $R_L$  = 500 $\Omega$ ;; Unless specified **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
AC Perfori	mance (Differential)					
SSBW	Small Signal -3 dB Bandwidth	$V_{OUT} = 0.5 V_{PP}$		370		MHz
LSBW	Large Signal -3 dB Bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>		340		MHz
	Large Signal -3 dB Bandwidth	$V_{OUT} = 4 V_{PP}$		320		MHz
	0.1 dB Bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>		50		MHz
	Slew Rate	4V Step(Note 6)		2400		V/µs
	Rise/Fall Time	2V Step		1.8		ns
	Settling Time	2V Step, 0.05%		18		ns
V <sub>CM</sub> Pin A	C Performance (Common Mode Fo	eedback Amplifier)				
	Common Mode Small Signal Bandwidth	V <sub>CM</sub> bypass capacitor removed		200		MHz
Distortion	and Noise Response		-			
HD2		$V_{O} = 2 V_{PP}, f = 5 MHz, R_{L} = 800\Omega$		-94		dBc
HD2		$V_{O} = 2 V_{PP}, f = 20MHz, R_{L} = 800\Omega$		-85		dBc
HD3		$V_0 = 2 V_{PP}, f = 5 MHz, R_L = 800\Omega$		-96		dBc
HD3		$V_{O} = 2 V_{PP}, f = 20 MHz, R_{L} = 800\Omega$		-72		dBc
e <sub>n</sub>	Input Referred Voltage Noise	Freq ≥ 1 MHz		6.0		nV/√Hz
i <sub>n</sub>	Input Referred Noise Current	Freq ≥ 1 MHz		1.5		pA/√Hz
Input Char	racteristics (Differential)	•	•			
V <sub>OSD</sub>	Input Offset Voltage	Differential Mode, V <sub>ID</sub> = 0, V <sub>CM</sub> = 0		0.5	±4 <b>±6</b>	mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		-0.8		μV/°C
I <sub>BI</sub>	Input Bias Current	(Note 9)		-4	0 <b>-10</b>	μΑ
	Input Bias Current Average Temperature Drift	(Note 10)		-2.6		nA/°C
	Input Bias Difference	Difference in Bias currents between the two inputs		0.03		μΑ
CMRR	Common Mode Rejection Ratio	DC, $V_{CM} = 0V$ , $V_{ID} = 0V$	70	80		dBc
R <sub>IN</sub>	Input Resistance	Differential		5		MΩ
C <sub>IN</sub>	Input Capacitance	Differential		1		pF
CMVR	Input Common Mode Voltage Range	CMRR > 53dB	+3.1 -4.6	+3.2 -4.7		٧

Symbol	Parameter	Conditions	Min ( <i>Note 8</i> )	Typ ( <i>Note 7</i> )	Max ( <i>Note 8</i> )	Units
V <sub>CM</sub> Pin Inp	out Characteristics (Common Mod	de Feedback Amplifier)				
V <sub>OSC</sub>	Input Offset Voltage	Common Mode, V <sub>ID</sub> = 0		0.5	±5 <b>±8</b>	mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		8.2		μV/°C
	Input Bias Current	(Note 9)		-2		μΑ
	V <sub>CM</sub> CMRR	$V_{ID} = 0V$ , 1V step on $V_{CM}$ pin, measure $V_{OD}$	70	75		dB
	Input Resistance			25		kΩ
	Common Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$	0.995	0.999	1.005	V/V
Output Pe	rformance	,		ļ.		
	Output Voltage Swing	Single Ended, Peak to Peak	±7.38 <b>±7.18</b>	±7.8		V
	Output Common Mode Voltage Range	V <sub>ID</sub> = 0 V,	±3.69	±3.8		V
I <sub>OUT</sub>	Linear Output Current	V <sub>OUT</sub> = 0V	±50	±65		mA
I <sub>SC</sub>	Short Circuit Current	Output Shorted to Ground V <sub>IN</sub> = 3V Single Ended( <i>Note 3</i> )I		140		mA
	Output Balance Error	$\Delta V_{OUT}$ Common Mode / $\Delta V_{OUT}$ DIfferential , $V_{OUT}$ = 0.5 Vpp Differential , f = 10 MHz		-70		dB
Miscellane	eous Performance					
A <sub>VOL</sub>	Open Loop Gain	Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 1V$	71	90		dB
	Supply Current	R <sub>L</sub> = ∞	11	12.5	14.5 <b>16.5</b>	mA

# 5V Electrical Characteristics (Note 2)

Single ended in differential out,  $T_A$ = 25°C, G = +1,  $V_S$  = 5V,  $V_{CM}$  = 2.5V,  $R_F$  =  $R_G$  = 365 $\Omega$ ,  $R_L$  = 500 $\Omega$ ; ; Unless specified **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
SSBW	Small Signal –3 dB Bandwidth	$R_L = 500\Omega, V_{OUT} = 0.5 V_{PP}$		350		MHz
LSBW	Large Signal –3 dB Bandwidth	$R_L = 500\Omega$ , $V_{OUT} = 2 V_{PP}$		300		MHz
	0.1 dB Bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>		50		MHz
	Slew Rate	4V Step(Note 6)		1800		V/µs
	Rise/Fall Time, 10% to 90%	4V Step		2		ns
	Settling Time	4V Step, 0.05%		17		ns
V <sub>CM</sub> Pin A	C Performance (Common Mode F	Feedback Amplifier)				
	Common Mode Small Signal Bandwidth			170		MHz
Distortion	and Noise Response	•	•			
HD2	2 <sup>nd</sup> Harmonic Distortion	$V_{O} = 2 V_{PP}, f = 5 MHz, R_{L} = 800\Omega$		-84		dBc
HD2		$V_{O} = 2 V_{PP}, f = 20 MHz, R_{L} = 800\Omega$		-69		dBc
HD3	3 <sup>rd</sup> Harmonic Distortion	$V_{O} = 2 V_{PP}, f = 5 MHz, R_{L} = 800\Omega$		-93		dBc
HD3		$V_{O} = 2 V_{PP}, f = 20 MHz, R_{L} = 800\Omega$		-67		dBc
e <sub>n</sub>	Input Referred Noise Voltage	Freq ≥ 1 MHz		6.0		nV/√Hz
i <sub>n</sub>	Input Referred Noise Current	Freq ≥ 1 MHz		1.5		pA/√Hz

Symbol	Parameter	Conditions	Min ( <i>Note 8</i> )	Typ (Note 7)	Max (Note 8)	Units
Input Cha	racteristics (Differential)		(11010 0)	(11010 7)	(11010 0)	
V <sub>OSD</sub>	Input Offset Voltage	Differential Mode, V <sub>ID</sub> = 0, V <sub>CM</sub> = 0		0.5	±4 <b>±6</b>	mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		-0.8		μV/°C
I <sub>BIAS</sub>	Input Bias Current	(Note 9)		-4	0 <b>-10</b>	μΑ
	Input Bias Current Average Temperature Drift	(Note 10)		-3		nA/°C
	Input Bias Current Difference	Difference in Bias currents between the two inputs		0.03		μΑ
CMRR	Common-Mode Rejection Ratio	DC, V <sub>ID</sub> = 0V	70	78		dBc
	Input Resistance	Differential		5		MΩ
	Input Capacitance	Differential		1		pF
V <sub>ICM</sub>	Input Common Mode Range	CMRR > 53 dB	+3.1 +0.4	+3.2 +0.3		
V <sub>CM</sub> Pin In	put Characteristics (Common Mod	de Feedback Amplifier)				
	Input Offset Voltage	Common Mode, V <sub>ID</sub> = 0		0.5	±5 <b>±8</b>	mV
	Input Offset Voltage Average Temperature Drift			5.8		μV/°C
	Input Bias Current			3		μA
	V <sub>CM</sub> CMRR	$V_{ID} = 0,$ 1V step on $V_{CM}$ pin, measure $V_{OD}$	70	75		dB
	Input Resistance	V <sub>CM</sub> pin to ground		25		kΩ
	Common Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$	0.995	0.999	1.005	V/V
Output Pe	erformance	0,0				
V <sub>OUT</sub>	Output Voltage Swing	Single Ended, Peak to Peak, $V_S = \pm 2.5V$ , $V_{CM} = 0V$	±2.4	±2.8		V
I <sub>OUT</sub>	Linear Output Current	V <sub>OUT</sub> = 0V Differential	±45	±60		mA
I <sub>SC</sub>	Output Short Circuit Current	Output Shorted to Ground V <sub>IN</sub> = 3V Single Ended( <i>Note 3</i> )		230		mA
CMVR	Output Common Mode Voltage Range	$V_{ID} = 0$ , $V_{CM}pin = 1.2V$ and 3.8V	1.23 3.72	1.20 3.80		V
	Output Balance Error	$\Delta V_{OUT} Common \ Mode \ /$ $\Delta V_{OUT} Differential \ , \ V_{OUT} = 1 Vpp$ $Differential \ , \ f = 10 \ MHz$		-65		dB
Miscellan	eous Performance					
	Open Loop Gain	DC, Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 0.5V$	71	88		dB
I <sub>S</sub>	Supply Current	R <sub>L</sub> = ∞	10	11.5	13.5 <b>15.5</b>	mA

# 3.3V Electrical Characteristics (Note 2)

Single ended in differential out,  $T_A$ = 25°C, G = +1,  $V_S$  = 3.3V,  $V_{CM}$  = 1.65V,  $R_F$  =  $R_G$  = 365 $\Omega$ ,  $R_L$  = 500 $\Omega$ ; ; Unless specified **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ( <i>Note 8</i> )	<b>Typ</b> ( <i>Note 7</i> )	Max ( <i>Note 8</i> )	Units
SSBW	Small Signal -3 dB Bandwidth	$R_L = 500\Omega, V_{OUT} = 0.5 V_{PP}$		320		MHz
LSBW	Large Signal –3 dB Bandwidth	$R_L = 500\Omega$ , $V_{OUT} = 1 V_{PP}$		300		MHz

Symbol	Parameter	Conditions	Min ( <i>Note 8</i> )	Typ ( <i>Note 7</i> )	Max ( <i>Note 8</i> )	Units
	Slew Rate	1V Step(Note 6)		700		V/µs
	Rise/Fall Time, 10% to 90%	1V Step		2		ns
V <sub>CM</sub> Pin A	C Performance (Common Mode F	eedback Amplifier)				
	Common Mode Small Signal Bandwidth			95		MHz
Distortion	and Noise Response					
HD2	2 <sup>nd</sup> Harmonic Distortion	$V_{O} = 1 V_{PP}, f = 5 MHz, R_{L} = 800\Omega$		-93		dBc
HD2		$V_{O} = 1 V_{PP}, f = 20 MHz, R_{L} = 800\Omega$		-74		dBc
HD3	3rd Harmonic Distortion	$V_{O} = 1V_{PP}, f = 5 \text{ MHz}, R_{L} = 800\Omega$		-85		dBc
HD3		$V_{O} = 1V_{PP}, f = 20 \text{ MHz}, R_{L} = 800\Omega$		-69		dBc
Input Char	acteristics (Differential)	1 2 11		<u>l</u>		
V <sub>OSD</sub>	Input Offset Voltage	Differential Mode, V <sub>ID</sub> = 0, V <sub>CM</sub> = 0		1		mV
	Input Offset Voltage Average Temperature Drift	(Note 10)		1.6		μV/°C
I <sub>BIAS</sub>	Input Bias Current	(Note 9)		-8		μA
	Input Bias Current Average Temperature Drift	(Note 10)		9.5		nA/°C
	Input Bias Current Difference	Difference in Bias currents between the two inputs		0.3		μΑ
CMRR	Common-Mode Rejection Ratio	DC, V <sub>ID</sub> = 0V		78		dBc
	Input Resistance	Differential		5		МΩ
	Input Capacitance	Differential		1		pF
V <sub>ICM</sub>	Input Common Mode Range	CMRR > 53 dB		+1.5 +0.3		
V <sub>CM</sub> Pin Inp	out Characteristics (Common Mo	de Feedback Amplifier)		L		
-	Input Offset Voltage	Common Mode, V <sub>ID</sub> = 0		1	±5	mV
	Input Offset Voltage Average Temperature Drift			18.6		μV/°C
	Input Bias Current			3		μA
	V <sub>CM</sub> CMRR	$V_{ID} = 0,$ 1V step on $V_{CM}$ pin, measure $V_{OD}$		60		dB
	Input Resistance	V <sub>CM</sub> pin to ground		25		kΩ
	Common Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$		0.999		V/V
Output Pe	rformance	O,CIVI CIVI				
V <sub>OUT</sub>	Output Voltage Swing	Single Ended, Peak to Peak, $V_S = 3.3V$ , $V_{CM} = 1.65V$	±0.75	±0.9		V
I <sub>OUT</sub>	Linear Output Current	V <sub>OUT</sub> = 0V Differential	±30	±40		mA
I <sub>sc</sub>	Output Short Circuit Current	Output Shorted to Ground  V <sub>IN</sub> = 2V Single Ended( <i>Note 3</i> )		200		mA
CMVR	Output Common Mode Voltage Range	V <sub>ID</sub> = 0, V <sub>CM</sub> pin = 1.2V and 2.1V		2.1 1.2		V
	Output Balance Error	$\Delta V_{OUT}$ Common Mode / $\Delta V_{OUT}$ DIfferential , $V_{OUT}$ = 1Vpp Differential, f = 10 MHz		-65		dB
Miscellane	eous Performance			1	r	
	Open Loop Gain	DC, Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 0.5V$		75		dB
	<del> </del>					

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

**Note 2:** Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

Note 3: The maximum output current (I<sub>OUT</sub>) is determined by device power dissipation limitations.

Note 4: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for package soldered directly into a 4 layer PC board with zero air flow.

**Note 5:** Human body model: 1.5 k $\Omega$  in series with 100 pF. Machine model:  $0\Omega$  in series with 200pF.

Note 6: Slew Rate is the average of the rising and falling edges.

Note 7: Typical numbers are the most likely parametric norm.

Note 8: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.


Note 9: Negative input current implies current flowing out of the device.

Note 10: Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

Note 11: Parameter is guaranteed by design.


# **Typical Performance Characteristics** $(T_A = 25^{\circ}C, V_S = \pm 5V, R_L = 500\Omega, R_F = R_G = 365\Omega; Unless Specified).$

#### Frequency Response vs. Supply Voltage




30157914

30157916




**Frequency Response** 




30157915


#### Frequency Response vs. Capacitive Load



30157921




## 1 V<sub>PP</sub> Pulse Response Single Ended Input




#### Large Signal Pulse Response

30157926




#### Suggested R<sub>OUT</sub> vs. Cap Load




30157923

## 2 $V_{PP}$ Pulse Response Single Ended Input



30157927

## **Output Common Mode Pulse Response**




30157924


#### Distortion vs. Frequency -50 $V_S = \pm 5V$ HD3 V<sub>OUT</sub> = 2 V<sub>PP</sub> -60 $V_{CM} = 0V$ $R_L = 800\Omega$ DISTORTION (dBc) -70 -80 -90 HD2 -100 -110 5 15 20 25 30 40 0 10 35 FREQUENCY (MHz)

# Distortion vs. Frequency


30157928




#### **Distortion vs. Supply Voltage (Single Supply)**




#### Distortion vs. Frequency



#### **Distortion vs. Supply Voltage (Split Supplies)**




30157938




30157930


#### Minimum $V_{OUT}$ vs. $I_{OUT}$




#### **Closed Loop Output Impedance**




#### **Closed Loop Output Impedance**





#### **Closed Loop Output Impedance**




**PSRR** 









## **Application Section**

The LMH6551Q is a fully differential amplifier designed to provide low distortion amplification to wide bandwidth differential signals. The LMH6551Q, though fully integrated for ultimate balance and distortion performance, functionally provides three channels. Two of these channels are the V+ and V- signal path channels, which function similarly to inverting mode operational amplifiers and are the primary signal paths. The third channel is the common mode feedback circuit. This is the circuit that sets the output common mode as well as driving the V+ and V- outputs to be equal magnitude and opposite phase, even when only one of the two input channels is driven. The common mode feedback circuit allows single ended to differential operation.

The LMH6551Q is a voltage feedback amplifier with gain set by external resistors. Output common mode voltage is set by the  $V_{CM}$  pin. This pin should be driven by a low impedance reference and should be bypassed to ground with a 0.1  $\mu F$  ceramic capacitor. Any signal coupling into the  $V_{CM}$  will be passed along to the output and will reduce the dynamic range of the amplifier.

#### **FULLY DIFFERENTIAL OPERATION**

The LMH6551Q will perform best when used with split supplies and in a fully differential configuration. See *Figure 1* and *Figure 3* for recommend circuits.




FIGURE 1. Typical Application

The circuit shown in *Figure 1* is a typical fully differential application as might be used to drive an ADC. In this circuit closed loop gain,  $(A_V) = V_{OUT}/V_{IN} = R_F/R_G$ . For all the applications in this data sheet  $V_{IN}$  is presumed to be the voltage presented to the circuit by the signal source. For differential signals this will be the difference of the signals on each input (which will be double the magnitude of each individual signal), while in single ended inputs it will just be the driven input signal

The resistors  $R_O$  help keep the amplifier stable when presented with a load  $C_L$  as is typical in an analog to digital converter (ADC). When fed with a differential signal, the LMH6551Q provides excellent distortion, balance and common mode rejection provided the resistors  $R_F$ ,  $R_G$  and  $R_O$  are well matched and strict symmetry is observed in board layout. With a DC CMRR of over 80dB, the DC and low frequency CMRR of most circuits will be dominated by the external resistors and board trace resistance. At higher frequencies board layout symmetry becomes a factor as well. Precision resistors of at least 0.1% accuracy are recommended and careful board layout will also be required.




FIGURE 2. Fully Differential Cable Driver

With up to 15  $V_{PP}$  differential output voltage swing and 80 mA of linear drive current the LMH6551Q makes an excellent cable driver as shown in *Figure 2*. The LMH6551Q is also suitable for driving differential cables from a single ended source




FIGURE 3. Single Ended in Differential Out




FIGURE 4. Split Supply Bypassing Capacitors




FIGURE 5. Single Supply Bypassing Capacitors

The LMH6551Q requires supply bypassing capacitors as shown in Figure 4 and Figure 5. The 0.01 µF and 0.1 µF capacitors should be leadless SMT ceramic capacitors and should be no more than 3 mm from the supply pins. The SMT capacitors should be connected directly to a ground plane. Thin traces or small vias will reduce the effectiveness of bypass capacitors. Also shown in both figures is a capacitor from the  $V_{CM}$  pin to ground. The  $V_{CM}$  pin is a high impedance input to a buffer which sets the output common mode voltage. Any noise on this input is transferred directly to the output. Output common mode noise will result in loss of dynamic range, degraded CMRR, degraded Balance and higher distortion. The  $V_{CM}$  pin should be bypassed even if the pin in not used. There is an internal resistive divider on chip to set the output common mode voltage to the mid point of the supply pins. The impedance looking into this pin is approximately  $25k\Omega$ . If a different output common mode voltage is desired drive this pin with a clean, accurate voltage reference.

#### SINGLE ENDED INPUT TO DIFFERENTIAL OUTPUT

The LMH6551Q provides excellent performance as an active balun transformer. *Figure 3* shows a typical application where an LMH6551Q is used to produce a differential signal from a single ended source.

In single ended input operation the output common mode voltage is set by the  $V_{CM}$  pin as in fully differential mode. In this mode the common mode feedback circuit must also, recreate the signal that is not present on the unused differential input pin. The performance chart titled "Balance Error" is the measurement of the effectiveness of the amplifier as a transformer. The common mode feedback circuit is responsible for ensuring balanced output with a single ended input. Balance error is defined as the amount of input signal that couples into the output common mode. It is measured as a the undesired output common mode swing divided by the signal on the input. Balance error when the amplifier is driven with a differential signal is nearly unmeasurable if the resistors and board are well matched. Balance error can be caused by either a channel to channel gain error, or phase error. Either condition will produce a common mode shift. The chart titled "Balance Error" measures the balance error with a single ended input as that is the most demanding mode of operation for the amplifier.

Supply and  $V_{\text{CM}}$  pin bypassing is also critical in this mode of operation. See the above section on FULLY DIFFERENTIAL OPERATION for bypassing recommendations.

#### SINGLE SUPPLY OPERATION

The input stage of the LMH6551Q has a built in offset of 0.7V towards the lower supply to accommodate single supply operation with single ended inputs. As shown in *Figure 6*, the input common mode voltage is less than the output common voltage. It is set by current flowing through the feedback network from the device output. The input common mode range of 0.4V to 3.2V places constraints on gain settings. Possible solutions to this limitation include AC coupling the input signal, using split power supplies and limiting stage gain. AC coupling with single supply is shown in *Figure 7*.

In *Figure 6* closed loop gain =  $V_O/V_I = R_F/2R_G$ . Note that in single ended to differential operation  $V_I$  is measured single ended while  $V_O$  is measured differentially. This means that gain is really 1/2 or 6 dB less when measured on either of the output pins separately. Additionally, note that the input signal at  $R_T$  is 1/2 of  $V_I$  when  $R_T$  is chosen to match  $R_S$  to  $R_{IN}$ .

 $V_{ICM}$ = Input common mode voltage =  $(V_{IN} + V_{IN})/2$ .




FIGURE 6. Relating Gain to Input / Output Common Mode Voltages




FIGURE 7. AC Coupled for Single Supply Operation

#### DRIVING ANALOG TO DIGITAL CONVERTERS

Analog to digital converters (ADC) present challenging load conditions. They typically have high impedance inputs with large and often variable capacitive components. As well, there are usually current spikes associated with switched capacitor or sample and hold circuits. Figure 8 shows a typical circuit for driving an ADC. The two  $56\Omega$  resistors serve to isolate the capacitive loading of the ADC from the amplifier and ensure stability. In addition, the resistors form part of a low pass filter which helps to provide anti alias and noise reduction functions. The two 39 pF capacitors help to smooth the current spikes associated with the internal switching circuits of the ADC and also are a key component in the low pass filtering of the ADC input. In the circuit of Figure 8 the cutoff frequency of the filter is  $1/(2*\pi*56\Omega*(39 pF + 14pF)) =$ 53MHz (which is slightly less than the sampling frequency). Note that the ADC input capacitance must be factored into the frequency response of the input filter, and that being a differential input the effective input capacitance is double. Also as shown in Figure 8 the input capacitance to many ADCs is variable based on the clock cycle. See the data sheet for your particular ADC for details.




FIGURE 8. Driving an ADC

The amplifier and ADC should be located as closely together as possible. Both devices require that the filter components be in close proximity to them. The amplifier needs to have minimal parasitic loading on the output traces and the ADC is sensitive to high frequency noise that may couple in on its input lines. Some high performance ADCs have an input stage that has a bandwidth of several times its sample rate. The sampling process results in all input signals presented to the input stage mixing down into the Nyquist range (DC to Fs/2). See AN-236 for more details on the subsampling process and the requirements this imposes on the filtering necessary in your system.

$$V_{L} = \frac{V_{1N} * A_{V} * N}{\left(\frac{2 R_{OUT} * N^{2}}{R_{L}} + 1\right)}$$

WHERE  $V_{IN}$  = DIFFERENTIAL INPUT VOLTAGE

N = TRANSFORMER TURNS RATIO = 
$$\frac{\text{SECONDARY}}{\text{PRIMARY}}$$

A<sub>V</sub> = CLOSED LOOP AMPLIFIER GAIN

R<sub>OUT</sub> = SERIES OUTPUT MATCHING RESISTOR

R<sub>L</sub> = LOAD RESISTOR

V<sub>1</sub> = VOLTAGE ACROSS LOAD RESISTOR

#### **USING TRANSFORMERS**

Transformers are useful for impedance transformation as well as for single to differential, and differential to single ended conversion. A transformer can be used to step up the output voltage of the amplifier to drive very high impedance loads as shown in *Figure 9. Figure 11* shows the opposite case where the output voltage is stepped down to drive a low impedance load

Transformers have limitations that must be considered before choosing to use one. Compared to a differential amplifier, the most serious limitations of a transformer are the inability to pass DC and balance error (which causes distortion and gain errors). For most applications the LMH6551Q will have adequate output swing and drive current and a transformer will not be desirable. Transformers are used primarily to interface differential circuits to  $50\Omega$  single ended test equipment to simplify diagnostic testing.






FIGURE 9. Transformer Out High Impedance Load

FIGURE 10. Calculating Transformer Circuit Net Gain



•

FIGURE 11. Transformer Out Low Impedance Load



GAIN = 1  $C_1$  IS NOT REQUIRED IF  $V_{CM}$  = GROUND

30157903

FIGURE 12. Driving  $50\Omega$  Test Equipment

#### **CAPACITIVE DRIVE**

As noted in the Driving ADC section, capacitive loads should be isolated from the amplifier output with small valued resistors. This is particularly the case when the load has a resistive component that is  $500\Omega$  or higher. A typical ADC has capacitive components of around 10 pF and the resistive component could be  $1000\Omega$  or higher. If driving a transmission line, such as  $50\Omega$  coaxial or  $100\Omega$  twisted pair, using matching resistors will be sufficient to isolate any subsequent capacitance. For other applications see the "Suggested Rout vs. Cap Load" charts in the Typical Performance Characteristics section.

#### POWER DISSIPATION

The LMH6551Q is optimized for maximum speed and performance in the small form factor of the standard MSOP package, and is essentially a dual channel amplifier. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the T<sub>JMAX</sub>of 150°C is never exceeded due to the overall power dissipation.

Follow these steps to determine the Maximum power dissipation for the LMH6551Q:

1. Calculate the quiescent (no-load) power:  $P_{AMP} = I_{CC}^*$  ( $V_S$ ), where  $V_S = V^+ - V^-$ . (Be sure to include any current through the feedback network if  $V_{OCM}$  is not mid rail.)


- 2. Calculate the RMS power dissipated in each of the output stages:  $P_D$  (rms) = rms (( $V_S V_{OUT}) * I_{OUT}$ ) + rms (( $V_S V_{OUT}) * I_{OUT}$ ), where  $V_{OUT}$  and  $I_{OUT}$  are the voltage and the current measured at the output pins of the differential amplifier as if they were single ended amplifiers and  $V_S$  is the total supply voltage.
- 3. Calculate the total RMS power:  $P_T = P_{AMP} + P_D$ .

The maximum power that the LMH6551Q package can dissipate at a given temperature can be derived with the following equation:

 $P_{MAX}$  = (150° –  $T_{AMB}$ )/ $\theta_{JA}$ , where  $T_{AMB}$  = Ambient temperature (°C) and  $\theta_{JA}$  = Thermal resistance, from junction to ambient, for a given package (°C/W).  $\theta_{JA}$  is 159 °C/W for the MSOP-8 package.

NOTE: If  $V_{CM}$  is not 0V then there will be quiescent current flowing in the feedback network. This current should be included in the thermal calculations and added into the quiescent power dissipation of the amplifier.

Figure 13 shows the maximum power dissipation vs. ambient temperature for the MSOP-8 package when mounted on a 4 layer JEDEC board.



301579100

FIGURE 13. Maximum Power Dissipation vs. Ambient Temperature

At high ambient temperatures, the LMH6551Q's quiescent power dissipation approaches the maximum power shown in *Figure 13*, when operated close to the maximum operating supply voltage of 11V. This leaves little room for additional load power dissipation. In such applications, any of the following steps can be taken to alleviate any junction temperature concerns:

- Reduce the total supply voltage
- $\bullet$  Reduce  $\theta_{JA}$  by increasing heatsinking possibly by either increasing the PC board area devoted to heatsinking or forced air cooling or both
- Reduce maximum ambient temperature

#### **ESD PROTECTION**

The LMH6551Q is protected against electrostatic discharge (ESD) on all pins. The LMH6551Q will survive 2000V Human Body model and 200V Machine model events. Under normal operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6551Q is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the

device, hence it is possible to power up a chip with a large signal applied to the input pins. Using the shutdown mode is one way to conserve power and still prevent unexpected operation.

#### **BOARD LAYOUT**

The LMH6551Q is a very high performance amplifier. In order to get maximum benefit from the differential circuit architecture board layout and component selection is very critical. The circuit board should have low a inductance ground plane and well bypassed broad supply lines. External components should be leadless surface mount types. The feedback network and output matching resistors should be composed of short traces and precision resistors (0.1%). The output matching resistors should be placed within 3-4 mm of the amplifier as should the supply bypass capacitors. The LMH730154 evaluation board is an example of good layout techniques.


The LMH6551Q is sensitive to parasitic capacitances on the amplifier inputs and to a lesser extent on the outputs as well. Ground and power plane metal should be removed from beneath the amplifier and from beneath  $R_{\text{F}}$  and  $R_{\text{G}}$ .

With any differential signal path symmetry is very important. Even small amounts of asymmetry will contribute to distortion and balance errors.

#### **EVALUATION BOARD**

National Semiconductor offers evaluation board(s) to aid in device testing and characterization and as a guide for proper layout. Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information).

# Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH VALUES IN [ ] ARE MILLIMETERS 8-Pin MSOP

MUA08A (Rev F)

**NS Package Number MUA08A** 

# **Notes**

#### TI/NATIONAL INTERIM IMPORTANT NOTICE

Texas Instruments has purchased National Semiconductor. As of Monday, September 26th, and until further notice, products sold or advertised under the National Semiconductor name or logo, and information, support and interactions concerning such products, remain subject to the preexisting National Semiconductor standard terms and conditions of sale, terms of use of website, and Notices (and/or terms previously agreed in writing with National Semiconductor, where applicable) and are not subject to any differing terms and notices applicable to other TI components, sales or websites. To the extent information on official TI and National websites and business social networking media, etc., pertains to both TI and National-branded products, both companies' instructions, warnings and limitations in the above-referenced terms of use apply.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Product	s	Applications		
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications	
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers	
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps	
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy	
DSP	dsp.ti.com	Industrial	www.ti.com/industrial	
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical	
Interface	interface.ti.com	Security	www.ti.com/security	
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics- defense	
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive	
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video	
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps	
RF/IF and ZigBee® Solutions	www.ti.com/lprf	TI E2E Community Home Page	e2e.ti.com	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright© 2011 Texas Instruments Incorporated

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

# Products Applications

interface.ti.com

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Security

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors <u>www.ti.com/omap</u>

Interface

Wireless Connectivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page <u>e2e.ti.com</u>

www.ti.com/security