


# 200-MHz GENERAL-PURPOSE CLOCK BUFFER, PCI-X COMPLIANT

Check for Samples: CDCV304

#### **FEATURES**

- General-Purpose and PCI-X 1:4 Clock Buffer
- Operating Frequency
  - 0 MHz to 200 MHz General-Purpose
- Low Output Skew: <100 ps</li>
- Distributes One Clock Input to One Bank of Four Outputs
- Output Enable Control that Drives Outputs Low when OE is Low
- Operates from Single 3.3-V Supply or 2.5-V Supply

- PCI-X Compliant
- 8-Pin TSSOP Package




#### **DESCRIPTION**

The CDCV304 is a high-performance, low-skew, general-purpose PCI-X compliant clock buffer. It distributes one input clock signal (CLKIN) to the output clocks (1Y[0:3]). It is specifically designed for use with PCI-X applications. The CDCV304 operates at 3.3 V and 2.5 V and is therefore compliant to the 3.3-V PCI-X specifications.

The CDCV304 is characterized for operation from -40°C to 85°C for automotive and industrial applications.

#### **FUNCTIONAL BLOCK DIAGRAM**



**Table 1. FUNCTION TABLE** 

INP	OUTPUTS	
CLKIN	1Y[0:3]	
L	L	L
Н	L	L
L	Н	L
Н	Н	Н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **TERMINAL FUNCTIONS**

	TERMINAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
1Y[0:3]	3, 5, 7, 8	0	Buffered output clocks
CLKIN	1	I	Input reference frequency
GND	4	Power	Ground
OE	2	I	Output enable control
$V_{DD}$	6	Power	Supply

#### THERMAL INFORMATION(1)

	CDCV304PW 8-PIN TSSOP				THERMAL AIR FLOW (CFM)			
	CDCV3U4FVV 6-PIN 155UP		0	150	250	500	UNIT	
$R_{\theta JA}$	High K		149	142	138	132		
$R_{\theta JA}$	Low K		230	185	170	150		
$R_{\theta JB}$	High K	102.0					°C 111	
$R_{\thetaJC}$	High K	43.7					°C/W	
ΨJT	High K	1.8						
Ψ ЈВ	High K	100.2						

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

	UNIT
Supply voltage range, V <sub>DD</sub>	–0.5 V to 4.3 V
Input voltage range, V <sub>I</sub> (2) (3)	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> <sup>(2) (3)</sup>	–0.5 V to V <sub>DD</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±50 mA
Continuous total output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>DD</sub> )	±50 mA
Package thermal impedance, θ <sub>JA</sub> : PW package	230.5°C/W
Storage temperature range T <sub>stg</sub>	−65°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) This value is limited to 4.6 V maximum.



#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT	
Supply voltage, V <sub>DD</sub>		2.3	3.6	V	
Low-level input voltage, V <sub>IL</sub>			0.3 x V <sub>DD</sub>	V	
High-level input voltage, V <sub>IH</sub>		0.7 x V <sub>DD</sub>		V	
Input voltage, V <sub>I</sub>		0	$V_{DD}$	V	
High level evitant evinent I	V <sub>DD</sub> = 2.5 V			^	
High-level output current, I <sub>OH</sub>	V <sub>DD</sub> = 3.3 V		-24	mA	
Lavidaval autout aumant 1	V <sub>DD</sub> = 2.5 V		12		
Low-level output current, I <sub>OL</sub>	$V_{DD} = 3.3 \text{ V}$		24	mA	
Operating free-air temperature, T	ating free-air temperature, T <sub>A</sub> –40 8		°C		

#### **TIMING REQUIREMENTS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>clk</sub>	Clock frequency		0		200	MHz

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT
$V_{IK}$	Input voltage	$V_{DD} = 3 V$ ,	$I_1 = -18 \text{ mA}$			-1.2	V
		V <sub>DD</sub> = 2.3 V,	$I_{OH} = -8 \text{ mA}$	1.8			
		$V_{DD} = 2.3 \text{ V},$	I <sub>OH</sub> = -16 mA	1.5			
$V_{OH}$	High-level output voltage	$V_{DD} = min to max,$	$I_{OH} = -1 \text{ mA}$	V <sub>DD</sub> – 0.2			V
		$V_{DD} = 3 V$ ,	$I_{OH} = -24 \text{ mA}$	2			
		$V_{DD} = 3 V$ ,	$I_{OH} = -12 \text{ mA}$	2.4			
		V <sub>DD</sub> = 2.3 V,	I <sub>OL</sub> = 8 mA			0.5	
	Low-level output voltage	$V_{DD} = 2.3 \text{ V},$	I <sub>OL</sub> = 16 mA			0.7	
$V_{OL}$		$V_{DD} = min to max,$	$I_{OL} = 1 \text{ mA}$			0.2	
		$V_{DD} = 3 V$ ,	$I_{OL} = 24 \text{ mA}$			8.0	
		$V_{DD} = 3 V$ ,	$I_{OL}$ = 12 mA			0.55	
	High level output ourrent	$V_{DD} = 3 V$ ,	V <sub>O</sub> = 1 V	-50			A
I <sub>OH</sub>	High-level output current	$V_{DD} = 3.3 V,$	V <sub>O</sub> = 1.65 V		<b>–</b> 55		mA
	I am laval antonit annout	V <sub>DD</sub> = 3 V,	V <sub>O</sub> = 2 V	60			A
l <sub>OL</sub>	Low-level output current	$V_{DD} = 3.3 \text{ V},$	V <sub>O</sub> = 1.65 V	70			mA
I <sub>I</sub>	Input current	$V_I = V_O \text{ or } V_{DD}$				±5	μΑ
		f = 67 MHz,	V <sub>DD</sub> = 2.7 V			28	
I <sub>DD</sub>	Dynamic current, see Figure 5	f = 67 MHz,	V <sub>DD</sub> = 3.6 V			37	mA
Cı	Input capacitance	$V_{DD} = 3.3 \text{ V},$	$V_I = 0 \text{ V or } V_{DD}$		3		pF
Co	Output capacitance	$V_{DD} = 3.3 \text{ V},$	$V_I = 0 \text{ V or } V_{DD}$		3.2		pF

<sup>(1)</sup> All typical values are with respect to nominal  $V_{DD}$  and  $T_A$  = 25°C.

© 2000–2011, Texas Instruments Incorporated

#### SCAS643H - SEPTEMBER 2000 - REVISED FEBRUARY 2011



#### **SWITCHING CHARACTERISTICS**

 $V_{DD}$  = 2.5 V ± 10%,  $C_L$ = 10 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Low-to-high propagation delay	See Figure 4 and Figure 2	2	2.9	4.5	20
t <sub>PHL</sub>	High-to-low propagation delay	See Figure 1 and Figure 2	2	3	4.5	ns
t <sub>sk(o)</sub>	Output skew <sup>(2)</sup>	See Figure 3		50	150	ps
t <sub>r</sub>	Output rise slew rate		1.5	2.2	4	V/ns
t <sub>f</sub>	Output fall slew rate		1.5	2.2	4	V/ns

#### **SWITCHING CHARACTERISTICS**

 $V_{DD}$  = 3.3 V ± 10%,  $C_L$ = 10 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Low-to-high propagation delay	See Figure 4 and Figure 2	1.8	2.4	3	
t <sub>PHL</sub>	High-to-low propagation delay	See Figure 1 and Figure 2	1.8	2.5	3	ns
t <sub>sk(o)</sub>	Output skew <sup>(2)</sup>			50	100	ps
	Additional base little frame input to autout 400	12 kHz to 5 MHz, f <sub>out</sub> = 30.72 MHz		63		f
t <sub>jitter</sub>	Additive phase jitter from input to output 1Y0	12 kHz to 20 MHz, f <sub>out</sub> = 125 MHz		56		fs rms
t <sub>sk(p)</sub>	Pulse skew	$V_{IH} = V_{DD}, V_{IL} = 0 V$			150	ps
t <sub>sk(pr)</sub>	Process skew			0.2	0.3	ns
t <sub>sk(pp)</sub>	Part-to-part skew			0.25	0.4	ns
	Clash kink time and Figure 4	66 MHz	6			
t <sub>high</sub>	Clock high time, see Figure 4	140 MHz	3			ns
	Clash law times and Figure 4	66 MHz	6			
t <sub>low</sub>	Clock low time, see Figure 4	140 MHz	3			ns
t <sub>r</sub>	Output rise slew rate <sup>(3)</sup>	V <sub>O</sub> = 0.4 V to 2 V	1.5	2.7	4	V/ns
t <sub>f</sub>	Output fall slew rate <sup>(3)</sup>	V <sub>O</sub> = 2 V to 0.4 V	1.5	2.7	4	V/ns

All typical values are with respect to nominal  $V_{DD}$ . The  $t_{sk(o)}$  specification is only valid for equal loading of all outputs.

 $<sup>\</sup>begin{array}{ll} \text{(1)} & \text{All typical values are with respect to nominal $V_{DD}$.} \\ \text{(2)} & \text{The $t_{sk(o)}$ specification is only valid for equal loading of all outputs.} \\ \text{(3)} & \text{This symbol is according to PCI-X terminology.} \end{array}$ 



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Load Circuit




Figure 2. Voltage Waveforms Propagation Delay (tpd) Measurements





Figure 3. Output Skew


PARAMETER	VALUE	UNIT
$V_{IH(Min)}$	0.5 V <sub>DD</sub>	V
V <sub>IL(Max)</sub>	$0.35~\mathrm{V_{DD}}$	V
V <sub>test</sub>	0.4 V <sub>DD</sub>	V




A. All parameters in Figure 4 are according to PCI-X 1.0 specifications.

Figure 4. Clock Waveform





# HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT





# LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT




Figure 7.



### **REVISION HISTORY**

C	Changes from Revision F (April 2009) to Revision G			
•	Added $\psi$ <sub>JT</sub> and $\psi$ <sub>JB</sub> specs to the Thermal Information Table and changed R <sub><math>\theta</math>JB</sub> and R <sub><math>\theta</math>JC</sub> specs from 65 and 69 °C/W respectively.	2		
C	hanges from Revision G (January 2011) to Revision H	Page		
	Added missing characteristics graphs.	6		





11-Feb-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
CDCV304PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart
CDCV304PWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart
CDCV304PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart
CDCV304PWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Jan-2011

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV304PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 11-Jan-2011




#### \*All dimensions are nominal

I	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	CDCV304PWR	TSSOP	PW	8	2000	346.0	346.0	29.0

PW (R-PDSO-G28)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

**Applications** 

Automotive and Transportation www.ti.com/automotive

e2e.ti.com

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

		•	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

**Products** 

Audio

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti.com/audio

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated