UNITRODE

Multimode SCSI 9 Line Terminator

FEATURES

- Auto Selection Single Ended (SE) or Low Voltage Differential (LVD) Termination

- Meets SCSI-1, SCSI-2, SCSI-3, SPI, Ultra (Fast-20), Ultra2 (SPI-2 LVD) and Ultra3 Standards

- 2.7V to 5.25V Operation

- Differential Failsafe Bias

- Thermal packaging for low junction temperature and better MTBF

- Master/Slave Input

- Supports Active Negation

- 3pF Channel Capacitance

- Reversed Disconnect Polarity

DESCRIPTION

The UCC5631A Multimode SCSI Terminator provides a smooth transition into the next generation of the SCSI Parallel Interface (SPI-2). It automatically senses the bus, via DIFFB, and switches the termination to either single ended (SE) or low voltage differential (LVD) SCSI, dependent on which type of devices are connected to the bus. The UCC5631A can not be used on a HVD, EIA485, differential SCSI bus. If the UCC5631A detects a HVD SCSI device, it switches to a high impedance state.

The Multimode terminator contains all functions required to terminate and auto detect and switch modes for SPI-2 bus architectures. Single Ended and Differential impedances and currents are trimmed for maximum effectiveness. Fail Safe biasing is provided to insure signal integrity. Device/Bus type detection circuitry is integrated into the terminator to provide automatic switching of termination between single ended and LVD SCSI and a high impedance for HVD SCSI. The multimode function provides all the performance analog functions necessary to implement SPI-2 termination in a single monolithic device.

The UCC5631A is offered in a 36 pin SSOP package, as well as a 48 pin LQFP package for a temperature range of 0°C to 70°C.

BLOCK DIAGRAM

Note: Indicated pinout is for 36 pin SSOP package.

UDG-99165

SLUS443 - OCTOBER 1999

ABSOLUTE MAXIMUM RATINGS

TRMPWR Voltage 6V
Signal Line Voltage . . . . 0V to TRMPWR
Package Power Dissipation 2W
Storage Temperature . . . . –65°C to +150°C
Junction Temperature. . . . . –55°C to +150°C
Lead Temperature (Soldering, 10sec.) . . . . +300°C

All voltages are with respect to pin 18. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the Databook for thermal limitations and considerations of packages.

RECOMMENDED OPERATING CONDITIONS

TRMPWR Voltage . . . . 2.7V to 5.25V

CONNECTION DIAGRAM

QSOP-36 (Top View)
MWP Package

Pin	Name		Pin	Name
1	REG		36	TRMPWR
2	N/C		35	HIPD
3	N/C		34	LVD
4	L1+		33	SE
5	L1–		32	L9–
6	L2+		31	L9+
7	L2–		30	L8–
8	HS/GND		29	L8+
9	HS/GND		28	HS/GND
10	HS/GND		27	HS/GND
11	L3+		26	HS/GND
12	L3–		25	L7–
13	L4+		24	L7+
14	L4–		23	L6–
15	L5+		22	L6+
16	L5–		21	DIFF B
17	DISCNCT		20	DIFSENS
18	GND		19	MSTR/SLV

LQFP-48 (Top View)
FQP Package

Top pins (left to right): HS/GND, HS/GND, L5+, L5–, DISCNCT, GND — and — HS/GND, L4–, L4+, L3–, L3+, NC

Pins 48 47 46 45 44 43 42 41 40 39 38 37

Left side:
1 MSTR/SLV
2 DIFSENS
3 DIFFB
4 N/C
5 HS/GND
6 HS/GND
7 HS/GND
8 HS/GND
9 L6+
10 L6–
11 L7+
12 L7–

Right side:
36 L2–
35 L2+
34 L1–
33 L1+
32 HS/GND
31 HS/GND
30 HS/GND
29 HS/GND
28 NC
27 NC
26 REG
25 NC

Pins 13 14 15 16 17 18 19 20 21 22 23 24

Bottom pins:
L8+, L8–, L9+, L9–, HS/GND, HS/GND — and — NC, TERMPWR, HIPD, LVD, SE, HS/GND

2

ELECTRICAL CHARACTERISTICS Unless otherwise stated, these specifications apply for $T_A = T_J = 0°C$ to $70°C$, TRMPWR = 2.7V to 5.25V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
TRMPWR Supply Current Section					
TRMPWR Supply Current	LVD Mode (No Load)		13	20	mA
	SE Mode (No Load)		1.6	10	mA
	Disabled		250	400	μA
Regulator Section					
REG Output Voltage (LVD Mode)	$0.5V \leq V_{CM} \leq 2.0V$ (Note1)	1.15	1.25	1.35	V
REG Output Voltage (SE Mode)	$0V \leq V_{L-} \leq 4.2V$ (Note2)	2.5	2.7	3.0	V
REG Short-Circuit Source Current (LVD and SE Modes)	$V_{REG} = 0V$	−800	−420	−225	mA
REG Short-Circuit Sink Current (LVD and SE Modes)	$V_{REG} = 3.0V$	100	180	800	mA
DIFSENS Output Section					
Output Voltage	$-5mA \leq I_{DIFSENS} \leq 50μA$	1.2	1.3	1.4	V
Short-Circuit Source Current	$V_{DIFSENS} = 0V$	−15	−8	−5	mA
Short-Circuit Sink Current	$V_{DIFSENS} = 2.75V$	50	80	200	μA
Differential Termination Section (Applies to each line pair, 1-9, in LVD mode**)**					
Differential Impedance		100	105	110	Ω
Common Mode Impedance	L+ and L− shorted together. (Note 3)	110	140	165	Ω
Differential Bias Voltage		100		125	mV
Common Mode Bias Voltage	L+ and L− shorted together.	1.15	1.25	1.35	V
Output Capacitance	Single ended measurement to ground. (Note 4)			3	pF
Single Ended Termination Section (Applies to each line pair, 1-9, in SE mode**)**					
Impedance	(Note 5)	102.3	110	117.7	Ω
Termination Current	Signal Level 0.2V	−25.4		−21	mA
	Signal Level 0.5V	−22.4		−18	mA
Output Capacitance	Single ended measurement to ground. (Note 4)			3	pF
Single Ended GND Switch Impedance	I= 10mA		20	60	Ω
Disconnected Termination Section (Applies to each line pair, 1-9, in $\overline{\text{DISCNCT}}$ or HIPD mode**)**					
Output Leakage				400	nA
Output Capacitance	Single ended measurement to ground. (Note 4)			3	pF
$\overline{\text{DISCNCT}}$ and DIFFB Input Section					
$\overline{\text{DISCNCT}}$ Threshold		0.8		2.0	V
$\overline{\text{DISCNCT}}$ Input Current	$V_{\overline{\text{DISCNCT}}} = 0V$	−30	−10	− 3	μA
DIFFB Single Ended to LVD Threshold		0.5		0.7	V
DIFFB LVD to HIPD Threshold		1.9		2.4	V
DIFFB Input Current	$0V \leq V_{DIFFB} \leq 2.75V$	−1		1	μA

ELECTRICAL CHARACTERISTICS Unless otherwise stated, these specifications apply for $T_A = T_J = 0°C$ to $70°C$, TRMPWR = 2.7V to 5.25V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Master/Slave (MSTR/SLV) Input Section					
MSTR/SLV Threshold	$V_{TRMPWR} = 2.7V$	0.8		1.9	V
	$V_{TRMPWR} = 3.3V$	1		2.4	V
	$V_{TRMPWR} = 5.25V$	1.5		3.7	V
MSTR/SLV Input Current		−1		1	µA
Status Bits (SE, LVD, HIPD) Output Section					
I_{SOURCE}	$V_{LOAD} = 2.4V$		−8.7	−4	mA
I_{SINK}	$V_{LOAD} = 0.5V$	3	6		mA
	$V_{LOAD} = 0.4V$	2	5		mA

Note 1: V_{CM} is applied to all L+ and L− lines simultaneously.

Note 2: V_{L-} is applied to all L− lines simultaneously.

Note 3: $Z_{CM} = \dfrac{(2.0V - 0.5V)}{I_{(at\ V_{CM} = 2V)} - I_{(at\ V_{CM} = 0.5V)}}$;

Note 4: Guaranteed by design. Not 100% tested in production.

Note 5: $Z = \dfrac{(V_{L(X)} - 0.2V)}{I_{L(X)}}$; where

$VL_{(X)}$= Output voltage for each terminator minus output pin (L1− through L9−) with each pin unloaded.
$IL_{(X)}$= Output current for each terminator minus output pin (L1− through L9−) with the minus output pin forced to 0.2V.

PIN DESCRIPTIONS

DIFFB: Input pin for the comparators that select SE, LVD, or HIPD modes of operation. This pin should be decoupled with a 0.1µF capacitor to ground and then coupled to the DIFSENS pin through a 20kΩ resistor.

DIFSENS: Connects to the Diff Sense line of the SCSI bus. The bus mode is controlled by the voltage level on this pin.

DISCNCT: Input pin used to shut down the terminator if the terminator is not connected at the end of the bus. Connect this pin to ground to disable the terminator or open pin to activate the terminator.

HIPD: TTL compatible status bit. This output pin is high when a high voltage differential device is detected on the bus.

HS/GND: Heat sink ground pins. These should be connected to large area PC board traces to increase the power dissipation capability.

GND: Power Supply return.

L1− thru L9−: Termination lines. These are the active lines in SE mode and are the negative lines for LVD mode. In HIPD mode, these lines are high impedance.

L1+ thru L9+: Termination lines. These lines switch to ground in SE mode and are the positive lines for LVD mode. In HIPD mode, these lines are high impedance.

MSTR/SLV: If the terminator is enabled, this input pin enables / disables the DIFSENS driver, when connected to TRMPWR or ground respectively. When the terminator is disabled, the DIFSENS driver is off, independent of this input.

LVD: TTL compatible status bit. This output pin is high when the SCSI bus is in LVD mode.

REG: Regulator output bypass pin. This pin must be connected to a 4.7µF capacitor to ground.

SE: TTL compatible status bit. This output pin is high when the SCSI bus is in SE mode.

TRMPWR: 2.7V to 5.25V power input pin.

APPLICATION INFORMATION

Figure 2. Application diagram.

All SCSI buses require a termination network at each end to function properly. Specific termination requirements differ, depending on which types of SCSI devices are present on the bus.

The UCC5631A is used in multi-mode active termination applications, where single ended (SE) and low voltage differential (LVD) devices might coexist. The UCC5631A has both SE and LVD termination networks integrated into a single monolithic component. The correct termination network is automatically determined by the SCSI bus "DIFSENS" signal.

The SCSI bus DIFSENS signal line is used to identify which types of SCSI devices are present on the bus. On power-up, the UCC5631A DIFSENS drivers will try to deliver 1.3V to the DIFSENS line. If only LVD devices are present, the DIFSENS line will be successfully driven to 1.3V and the terminators will configure for LVD operation. If any single ended devices are present, they will present a short to ground on the DIFSENS line, signaling the UCC5631A(s) to configure into the SE mode, accommodating the SE devices. Or, if any high voltage differential (HVD) devices are present, the DIFSENS line is pulled high and the terminator will enter a high impedance state, effectively disconnecting from the bus.

APPLICATION INFORMATION (cont.)

The DIFSENS line is monitored by each terminator through a 50Hz noise filter at the DIFFB input pin. A set of comparators detect and select the appropriate termination for the bus as follows. If the DIFSENS signal is below 0.5V, the termination network is SE. Between 0.7V and 1.9V, the termination network switches to LVD, and above 2.4V is HVD, causing the terminators to disconnect from the bus. The thresholds accommodate differences in ground potential that can occur with long lines.

Three UCC5631A multi-mode parts are required at each end of the bus to terminate 27 (18 data, plus 9 control) lines. Each part includes a DIFSENS driver, but only one is necessary to drive the line. A MSTR/SLV input pin is provided to disable the other two. The "master" part must have its' MSTR/SLV pin connected to TRMPWR and the two "slave" parts must have the MSTR/SLV inputs grounded. Only the "master" is connected directly to the SCSI bus DIFSENS line. The DIFFB inputs on all three parts are connected together, allowing them to share the same 50Hz noise filter. This multi-mode terminator operates in full specification down to 2.7V TRMPWR voltage. This accommodates 3.3V systems, with allowance for the 3.3V supply tolerance (+/- 10%), a unidirectional fusing device and cable drop. In 3.3V TRMPWR systems, the UCC3912 is recommended in place of the fuse and diode. The UCC3912's lower voltage drop allows additional margin over the fuse and diode, for the far end terminator.

Layout is critical for Ultra2 and Ultra3 systems. The SPI-2 standard for capacitance loading is 10pF maximum from each positive and negative signal line to ground, and a maximum of 5pF between the positive and negative signal lines of each pair is allowed. These maximum capacitances apply to differential bus termination circuitry that is not part of a SCSI device, (e.g. a cable terminator). If the termination circuitry is included as part of a SCSI device, (e.g., a host adaptor, disk or tape drive), then the corresponding requirements are 30pF maximum from each positive and negative signal line to ground and 15pF maximum between the positive and negative signal lines of each pair.

The SPI-2 standard for capacitance balance of each pair and balance between pairs is more stringent. The standard is 0.75pF maximum difference from the positive and negative signal lines of each pair to ground. An additional

requirement is a maximum difference of 2pF when comparing pair to pair. These requirements apply to differential bus termination circuitry that is not part of a SCSI device. If the termination circuitry is included as part of a device, then the corresponding balance requirements are 2.25pF maximum difference within a pair, and 3pF from pair to pair.

Feed-throughs, through-hole connections, and etch lengths need to be carefully balanced. Standard multi-layer power and ground plane spacing add about 1pF to each plane. Each feed-through will add about 2.5pF to 3.5pF. Enlarging the clearance holes on both power and ground planes will reduce the capacitance. Similarly, opening up the power and ground planes under the connector will reduce the capacitance for through-hole connector applications. Capacitance will also be affected by components, in close proximity, above and below the circuit board.

Unitrode multi-mode terminators are designed with very tight balance, typically 0.1pF between pins in a pair and 0.3pF between pairs. At each L+ pin, a ground driver drives the pin to ground, while in single ended mode. The ground driver is specially designed to not effect the capacitive balance of the bus when the device is in LVD or disconnect mode.

Multi-layer boards need to adhere to the 120Ω impedance standard, including the connectors and feed-throughs. This is normally done on the outer layers with 4 mil etch and 4 mil spacing between runs within a pair, and a minimum of 8 mil spacing to the adjacent pairs to reduce crosstalk. Microstrip technology is normally too low of impedance and should not be used. It is designed for 50Ω rather than 120Ω differential systems. Careful consideration must be given to the issue of heat management. A multi-mode terminator, operating in SE mode, will dissipate as much as 130mW of instantaneous power per active line with TRMPWR = 5.25V. The UCC5631A is offered in a 36 pin SSOP and a 48 lead LFQP. Both packages include heat sink ground pins. These heat sink/ground pins are directly connected to the die mount paddle under the die and conduct heat from the die to reduce the junction temperature. All of the HS/GND pins need to be connected to etch area or a feed-through per pin connecting to the ground plane layer on a multi-layer board.

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
UCC5631AMWP	ACTIVE	SSOP	DCE	36	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UCC5631AMWPG4	ACTIVE	SSOP	DCE	36	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UCC5631AMWPTR	ACTIVE	SSOP	DCE	36	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UCC5631AMWPTRG4	ACTIVE	SSOP	DCE	36	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC5631AMWPTR	SSOP	DCE	36	1000	330.0	24.4	10.85	15.8	2.7	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC5631AMWPTR	SSOP	DCE	36	1000	346.0	346.0	41.0

IMPORTANT NOTICE