



# **General Description**

The MAX3107 is an advanced universal asynchronous receiver-transmitter (UART) with 128 words each of receive and transmit first-in/first-out (FIFO) that can be controlled through I<sup>2</sup>C or high-speed SPI™. The 2x and 4x rate modes allow a maximum of 24Mbps data rates. A phase-locked loop (PLL), prescaler, and fractional baud-rate generator allow for high-resolution baud-rate programming and minimize the dependency of baud rate on reference clock frequency.

Autosleep and shutdown modes help reduce power consumption during periods of inactivity. A low 640µA (typ) supply current and tiny 24-pin TQFN (3.5mm x 3.5mm) package make the MAX3107 ideal for low-power portable devices.

Integrated logic-level translation on the controller and transceiver (RX/TX and RTS/CTS) interfaces enable use with a wide selection of RS-232/RS-485 transceivers.

Automatic hardware and software flow control with selectable FIFO interrupt triggering offloads low-level activity from the host controller. Automatic half-duplex transceiver control with programmable setup and hold times allow the MAX3107 to be used in high-speed applications, for example Profibus-DP.

The MAX3107 is ideal for use in portable devices, industrial applications, and automotive applications. The MAX3107 is available in a 24-pin SSOP package and a 24-pin TQFN package. It is specified over the -40°C to +85°C extended ambient temperature range.

## **Applications**

Portable Devices

Industrial Control Systems

Fieldbus Networks

Automotive Infotainment Systems

Medical Systems

Point-of-Sale Systems

**HVAC** or Building Control

### **Features**

- ♦ 24-Pin, Lead-Free TQFN (3.5mm x 3.5mm) and 24-Pin, Lead-Free SSOP Packages
- ♦ 24Mbps (max) Data Rate
- ◆ Integrated PLL and Divider
- Fractional Baud-Rate Generator
- ♦ SPI Up to 26MHz Clock Rate
- Auto Transceiver Direction Control
- ♦ Half-Duplex Echo Suppression
- ♦ Auto RTS/CTS and XON/XOFF Flow Control
- Special Character Detection
- **♦ GPIO-Based Character Detection**
- ◆ 9-Bit Multidrop-Mode Data Filtering
- ♦ SIR- and MIR-Compliant IrDA Encoder/Decoder
- ♦ +2.35V to +3.6V Supply Range
- ◆ Logic-Level Translation on the Controller and Transceiver Interfaces (Down to 1.7V)
- **♦ Four Flexible GPIOs**
- Line Noise Indication
- Shutdown and Autosleep Modes
- ♦ Low 640µA (typ) Supply Current at 1Mbaud and 20MHz Clock
- ♦ Low 20μA (typ) Shutdown Power

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX3107EAG+T	-40°C to +85°C	24 SSOP
MAX3107ETG+T	-40°C to +85°C	24 TQFN-EP*
MAX3107ETG/V+T	-40°C to +85°C	24 TQFN-EP*

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

/V denotes an automotive qualified part.

Functional Diagram appears at end of data sheet.

SPI is a trademark of Motorola. Inc.



<sup>\*</sup>EP = Exposed pad.

T = Tape and reel.

TABLE OF CONTENTS	
Absolute Maximum Ratings	6
Package Thermal Characteristics	6
DC Electrical Characteristics	6
AC Electrical Characteristics	8
Test Circuits/Timing Diagrams	10
Typical Operating Characteristics	11
Pin Configurations	12
Pin Descriptions	12
Register Map	14
Detailed Description	15
Register Set	15
Receive and Transmit FIFOs	15
Transmitter Operation	15
Receiver Operation	16
Line Noise Indication	16
Clocking and Baud-Rate Generation	16
Crystal Oscillator	17
External Clock Source	17
PLL and Predivider	17
Fractional Baud-Rate Generator	17
2x and 4x Rate Modes	18
Multidrop Mode	19
Auto Data Filtering in Multidrop Mode	
Auto Transceiver Direction Control	
Echo Suppression	
Auto Hardware Flow Control	
AutoRTS Control	
AutoCTS Control	
Auto Software (XON/XOFF) Flow Control	
Transmitter Flow Control	
Receiver Flow Control	
FIFO Interrupt Triggering	
Low-Power Standby Modes	
Forced Sleep Mode	
Autosleep Mode	
Shutdown Modo	20

TABLE OF CONTENTS (continued)	
Power-Up and IRQ	
Interrupt Structure	
Interrupt Enabling	
Interrupt Clearing	
Detailed Register Descriptions	
Serial Controller Interface	
SPI Interface	
SPI Single-Cycle Access	
SPI Burst Access	
I <sup>2</sup> C Interface	
START, STOP, and Repeated START Conditions	
Slave Address	45
Bit Transfer	
Single-Byte Write	
Burst Write	
Single-Byte Read	
Burst Read	47
Acknowledge	47
Applications Information	47
Startup and Initialization	47
Low-Power Operation	
Interrupts and Polling	
Logic-Level Translation	
Connector Pin Sharing	
RS-232 5x3 Application	49
Typical Application Circuit	49
Chip Information	49
Functional Diagram	51
Package Information	51
Revision History	

LIST OF FIGURES	
	10
Figure 2. SPI Timing Diagram	10
Figure 3. Transmit FIFO Signals	15
Figure 4. Receive Data Format	16
Figure 5. Midbit Sampling	16
Figure 6. Receive FIFO	17
Figure 7. Clock Selection Diagram	17
Figure 8. 2x and 4x Baud Rates	18
Figure 9. Auto Transceiver Direction Control	19
Figure 10. Setup and Hold Times in Auto Transceiver Direction Control	20
Figure 11. Half-Duplex with Echo Suppression	20
Figure 12. Echo Suppression Timing	21
Figure 13. Simplified Interrupt Structure	23
Figure 14. PLL Signal Path	41
Figure 15. SPI Single-Cycle Read	44
Figure 16. SPI Single-Cycle Write	44
Figure 17. I <sup>2</sup> C START, STOP, and Repeated START Conditions	45
Figure 18. Write Byte Sequence	46
Figure 19. Burst Write Sequence	46
Figure 20. Read Byte Sequence	46
Figure 21. Burst Read Sequence	47
Figure 22. Acknowledge	47
Figure 23. Startup and Initialization Flowchart	48
Figure 24. Logic-Level Translation	49
Figure 25. Connector Sharing with a USB Transceiver	49
Figure 26. RS-232 Application	50
Figure 27. RS-485 Half-Duplex Application	50
LIST OF TABLES	
Table 1. StopBits Truth Table	33
Table 2. Length[1:0] Truth Table	
Table 3. SwFlow[3:0] Truth Table	
Table 4. PLLFactor[1:0] Selection Guide	
Table 5. I <sup>2</sup> C Address Map	
·	

MIXIM

LIST OF REGISTERS	
RHR—Receiver Hold Register	23
THR—Transmit Hold Register	24
IRQEn—IRQ Enable Register	24
ISR—Interrupt Status Register	25
LSRIntEn—Line Status Register Interrupt Enable	26
LSR—Line Status Register	27
SpclChrIntEn—Special Character Interrupt Enable Register	28
SpclCharInt—Special Character Interrupt Register	29
STSIntEn—STS Interrupt Enable Register	30
STSInt—Status Interrupt Register	30
MODE1 Register	31
MODE2 Register	32
LCR—Line Control Register	33
RxTimeOut—Receiver Timeout Register	34
HDplxDelay Register	34
IrDA Register	35
FlowLvI—Flow Level Register	35
FIFOTrgLvI—FIFO Interrupt Trigger Level Register	36
TxFIFOLvI—Transmit FIFO Level Register	36
RxFIFOLvI—Receive FIFO Level Register	36
FlowCtrl—Flow Control Register	37
XON1 Register	38
XON2 Register	39
XOFF1 Register	39
XOFF2 Register	40
GPIOConfg—GPIO Configuration Register	40
GPIOData—GPIO Data Register	40
PLLConfig—PLL Configuration Register	41
BRGConfig—Baud-Rate Generator Configuration Register	42
DIVLSB—Baud-Rate Generator LSB Divisor Register.	42
DIVMSB—Baud-Rate Generator MSB Divisor Register	42

 CLKSource—Clock Source Register
 43

 RevID—Revision Identification Register
 43

## **ABSOLUTE MAXIMUM RATINGS**

(Voltages referenced to AGND.)	
VL, VA, VEXT, XIN	0.3V to +4.0V
V <sub>18</sub> , XOUT	$-0.3V$ to $(V_A + 0.3V)$
RST, IRQ, DIN/A1, CS/A0, SCLK/SCL,	
DOUT/SDA, LDOEN, TZC/SPI	
TX, RX, RTS/CLKOUT, CTS, GPIO(	0.3V to $(VEXT + 0.3V)$
DGND	0.3V to +0.3V

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
TQFN (derate 15.4mW/°C above +70°C)	1229mW
SSOP (derate 12.3mW/°C above +70°C)	988mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS (Note 1)

TQFN	SSOP
Junction-to-Ambient Thermal Resistance (θJA) 65°C/W	Junction-to-Ambient Thermal Resistance (θJA)81°C/W
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	Junction-to-Case Thermal Resistance ( $\theta_{JC}$ ) 32°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

### DC ELECTRICAL CHARACTERISTICS

 $(V_A = +2.35V \text{ to } +3.6V, V_L = +1.71V \text{ to } +3.6V, V_{EXT} = +1.71V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_A = +2.8V, V_L = +1.8V, V_{EXT} = +2.5V, T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Digital Interface Supply Voltage	VL		1.71		3.6	V
Analog Supply Voltage	VA		2.35		3.6	V
UART Interface Logic Supply Voltage	VEXT		1.71		3.6	V
Logic Supply Voltage	V <sub>18</sub>		1.65	1.80	1.95	V
CURRENT CONSUMPTION						
		1.8MHz crystal oscillator active, PLL disabled, VLDOEN = VL, SPI/I <sup>2</sup> C interface idle		220	500	μА
VA Supply Current	IA	Baud rate = 1Mbps, external clock, SPI frequency is 8MHz, external loopback PLL disabled, VLDOEN = VL (Note 3)		0.65	1.3	mA
VA Shutdown Supply Current	IA, SHDN	Shutdown mode, V <sub>LDOEN</sub> = 0V, V <sub>RST</sub> = 0V, all inputs and outputs are idle		20	35	μА
VA Sleep Supply Current	IA, SLEEP	Sleep mode, V <sub>LDOEN</sub> = V <sub>L</sub> , V <sub>RST</sub> = V <sub>L</sub> , all inputs and outputs are idle		45	100	μΑ
V <sub>L</sub> Supply Current	ΙL	All logic inputs are at V <sub>L</sub> or V <sub>EXT</sub> or 0V		4	15	μΑ
VEXT Supply Current	I <sub>EXT</sub>	All logic inputs are at V <sub>L</sub> or V <sub>EXT</sub> or 0V		5	10	μΑ
V <sub>18</sub> Input Power-Supply Current in Shutdown Mode	I <sub>18SHDN</sub>	VLDOEN = 0V (V <sub>18</sub> is powered by an external 1.85V voltage source), static power consumption		7	50	μΑ

# DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_A = +2.35V \text{ to } +3.6V, V_L = +1.71V \text{ to } +3.6V, V_{EXT} = +1.71V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_A = +2.8V, V_L = +1.8V, V_{EXT} = +2.5V, T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK/SCL, DOUT/SDA						
DOUT/SDA Output Low Voltage	,,	$I_{LOAD} = -3mA, V_{L} > 2V$			0.4	V
in I <sup>2</sup> C Mode	VOL,I2C	ILOAD = -3mA, VL < 2V			0.2 x V <sub>L</sub>	V
DOUT/SDA Output Low Voltage in SPI Mode	VOL,SPI	ILOAD = -2mA			0.4	V
DOUT/SDA Output High Voltage in SPI Mode	Voh,spi	I <sub>LOAD</sub> = 2mA			V <sub>L</sub> - 0.4	V
Input Low Voltage	VIL	SPI and I <sup>2</sup> C mode			0.3 x VL	V
Input High Voltage	VIH	SPI and I <sup>2</sup> C mode	0.7 x V <sub>L</sub>			V
Input Hysteresis	VHYST	SPI and I <sup>2</sup> C mode	(	).05 x V	L	V
Input Leakage Current	IIL	V <sub>IN</sub> = 0 to V <sub>L</sub> , SPI and I <sup>2</sup> C mode	-1		+1	μΑ
Input Capacitance	CIN_I2C_SPI	SPI and I <sup>2</sup> C mode		5		рF
12C/SPI, CS/A0, DIN/A1 INPUTS						
Input Low Voltage	VIL	SPI and I <sup>2</sup> C mode			0.3 x V <sub>L</sub>	V
Input High Voltage	VIH	SPI and I <sup>2</sup> C mode	0.7 x VL			V
Input Hysteresis	VHYST	SPI and I <sup>2</sup> C mode		50		mV
Input Leakage Current	IIL	V <sub>IN</sub> = 0 to V <sub>L</sub> , SPI and I <sup>2</sup> C mode	-1		+1	μΑ
Input Capacitance	CIN_I2C_SPI	SPI and I <sup>2</sup> C mode		5		рF
IRQ OUTPUT (OPEN DRAIN)						
Output Low Voltage	VoL	I <sub>LOAD</sub> = -2mA			0.4	V
Output Leakage	ILK	VIRQ = 0 to VL, IRQ is not asserted	-1		+1	μΑ
LDOEN AND RST INPUTS						
Input Low Voltage	VIL				0.3 x V <sub>L</sub>	V
Input High Voltage	VIH		0.7 x V <sub>L</sub>			V
Input Hysteresis	VHYST			50		mV
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = 0 to V <sub>L</sub>	-1		+1	μΑ
RTS/CLKOUT AND TX OUTPUT	S					
Output Low Voltage	VoL	$I_{LOAD} = -2mA$			0.4	V
Output High Voltage	Voh	I <sub>LOAD</sub> = 2mA	V <sub>EXT</sub> - 0.4	4		V
Input Leakage Current	I <sub>IN</sub>	Output three-stated, VIN = 0 to VEXT	-1		+1	μΑ
Input Capacitance	CIN_IRSTB	High-Z mode		5		рF
RX, CTS INPUTS						
Input Low Voltage	VIL			C	.3 x V <sub>EXT</sub>	V
Input High Voltage	VIH		0.7 x VEX	T		V
Input Hysteresis	VHYST			50		mV
CTS Input Leakage Current	IIN_CTS	VIN = 0 to VEXT	-1		+1	μΑ
RX Pullup Current	I <sub>IN_RX</sub>	VIN = 0V	0.3	1.5	3	μA
Input Capacitance	CIN_IUART			5		pF
GPIO_ OUTPUTS AND INPUTS						
Output Low Voltage	VoL	ILOAD = -2mA, push-pull or open drain			0.4	V
Output High Voltage	Voh	ILOAD = 2mA, push-pull	V <sub>EXT</sub> - 0.4	4		V

# DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_A = +2.35V \text{ to } +3.6V, V_L = +1.71V \text{ to } +3.6V, V_{EXT} = +1.71V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_A = +2.8V, V_L = +1.8V, V_{EXT} = +2.5V, T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage	VIL	Configured as an input			0.4	V
Input High Voltage	VIH	Configured as an input	2/3 x VE	XT		V
Pulldown Current	I <sub>PD</sub>	GPIO_ = VEXT	0.25	1	2.5	μΑ
Input Capacitance	C <sub>IN_IUART</sub>	Configured as an input		5		рF
XIN						
Input Low Voltage	VIL				0.3	V
Input High Voltage	VIH		1.2		VA	V
Input Capacitance	CXI			16		pF
XOUT						
Input Capacitance	Cxo			16		рF

## **AC ELECTRICAL CHARACTERISTICS**

 $(V_A = +2.35V \text{ to } +3.6V, V_L = +1.71V \text{ to } +3.6V, V_{EXT} = +1.71V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_A = +2.8V, V_L = +1.8V, V_{EXT} = +2.5V, T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
UART CLOCKING			•			
External Crystal Frequency	fxosc		1		4	MHz
External Clock Frequency	fCLK		0.5		35	MHz
External Clock Duty Cycle		(Note 3)	45		55	%
Baud-Rate Generator Clock Input	fREF	(Note 3)			96	MHz
I <sup>2</sup> C BUS: TIMING CHARACTERIS	STICS (see F	Figure 1)	·			
	(	Standard mode			100	kHz
SCL Clock Frequency	fscl	Fast mode			400	
Bus Free Time Between a STOP	4	Standard mode	4.7			
(P) and START (S) Condition	tBUF	Fast mode	1.3			μs
Hold Time for START (S)	tup ota	Standard mode	4.0			
Condition and Repeated START (Sr) Condition (Note 3)	thd:STA	Fast mode	0.6			μs
Low Davied of the COL Clask	t. 0	Standard mode	4.7			
Low Period of the SCL Clock	tLOW	Fast mode	1.3			μs
I limb Davied of the COL Clock	t o	Standard mode	4.0			]
High Period of the SCL Clock	tHIGH	Fast mode	0.6			μs
Data Hald Time		Standard mode	0		0.9	
Data Hold Time	thd:dat	Fast mode	0		0.9	μs

## **AC ELECTRICAL CHARACTERISTICS (continued)**

 $(V_A = +2.35V \text{ to } +3.6V, V_L = +1.71V \text{ to } +3.6V, V_{EXT} = +1.71V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_A = +2.8V, V_L = +1.8V, V_{EXT} = +2.5V, T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Cataur Tima		Standard mode	250			
Data Setup Time	tsu:dat	Fast mode	100			ns
Setup Time for Repeated START	to	Standard mode	4.7			
(Sr) Condition	tsu:sta	Fast mode	0.6			μs
Rise Time of SDA and SCL	+	Standard mode (0.3 x V <sub>L</sub> to 0.7 x V <sub>L</sub> ) (Note 5)	20 + 0.1C <sub>B</sub>		1000	
Signals Receiving	tR	Fast mode (0.3 x V <sub>L</sub> to 0.7 x V <sub>L</sub> ) (Note 5)	20 + 0.1C <sub>B</sub>		300	ns
Fall Time of SDA and SCL		Standard mode (0.7 x V <sub>L</sub> to 0.3 x V <sub>L</sub> ) (Note 5)	20 + 0.1C <sub>B</sub>		300	
Signals	tF	Fast mode (0.7 x V <sub>L</sub> to 0.3 x V <sub>L</sub> ) (Note 5)	20 + 0.1C <sub>B</sub>		300	ns
Setup Time for STOP (P)	4	Standard mode	4.7			
Condition	tsu:sto	Fast mode	0.6			μs
Capacitive Load for SDA and	Co	Standard mode			400	25
SCL (Note 3)	СВ	Fast mode			400	pF
I/O Capacitance (SCL, SDA)	CI/O				10	pF
Pulse Width of Spike Suppressed	tsp				50	ns
SPI BUS: TIMING CHARACTERI	STICS (see I	Figure 2)				
SCLK Clock Period	tCH+CL		38.4			ns
SCLK Pulse-Width High	tch		16			ns
SCLK Pulse-Width Low	tCL		16			ns
CS Fall to SCLK Rise Time	tcss		0			ns
DIN Hold Time	tDH		3			ns
DIN Setup Time	tDS		5			ns
Output Data Propagation Delay	tDO				20	ns
DOUT Rise and Fall Times	tFT				10	ns
CS Hold Time	tcsh		32			ns

**Note 2:** All devices are production tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.

Note 3: Not production tested. Guaranteed by design.

Note 4: When V<sub>18</sub> is powered by an external voltage regulator, the external power supply must have current capability above or equal to I<sub>18</sub>.

Note 5: CB is the total capacitance of either the clock or data line of the synchronous bus in pF.

# **Test Circuits/Timing Diagrams**




Figure 1. I<sup>2</sup>C Timing Diagram





Figure 2. SPI Timing Diagram


# **Typical Operating Characteristics**

 $(V_A = 2.5V, V_L = 2.5V, V_{EXT} = 2.5V, LDOEN = V_L, T_A = +25^{\circ}C, unless otherwise noted.)$ 







# IA SUPPLY CURRENT vs. VA VOLTAGE (EXTERNAL CLOCK, PLL ENABLED)




# IA SUPPLY CURRENT vs. VA VOLTAGE (EXTERNAL CRYSTAL, PLL ENABLED)




#### IA SUPPLY CURRENT vs. TEMPERATURE




## IA SUPPLY CURRENT vs. PLL FREQUENCY




# GPIO\_OUTPUT HIGH VOLTAGE vs. Source current (PUSH-PULL)



# GPIO\_OUTPUT LOW VOLTAGE vs. SINK CURRENT (OPEN DRAIN)



# **Pin Configurations**



# Pin Descriptions

P	IN	NABAT	FUNCTION
TQFN-EP	SSOP	NAME	FUNCTION
1	4	V <sub>18</sub>	Internal 1.8V LDO Output and 1.8V Logic Supply Input. Bypass V <sub>18</sub> with a 1µF ceramic capacitor to DGND. Keep V18 powered in shutdown mode.
2	5	Ī2C/SPI	SPI or Active-Low I <sup>2</sup> C Selector Input. Drive I2C/SPI high to enable SPI. Drive I2C/SPI low to enable I <sup>2</sup> C.
3	6	LDOEN	LDO Enable Input. Drive LDOEN high to enable the internal 1.8V LDO. Drive LDOEN low to disable the internal LDO. Power V18 with an external 1.8V supply when LDOEN is low.
4	7	DOUT/SDA	Serial-Data Output. When I2C/SPI is high, DOUT/SDA functions as the DOUT SPI serial-data output. When I2C/SPI is low, DOUT/SDA functions as the SDA I <sup>2</sup> C serial-data input/output.
5	8	SCLK/SCL	Serial-Clock Input. When I2C/SPI is high, SCLK/SCL functions as the SCLK SPI serial-clock input (up to 26MHz). When I2C/SPI is low, SCLK/SCL functions as the SCL I2C serial-clock input (up to 400kHz).
6	9	CS/A0	Active-Low Chip-Select and Address 0 Input. When $\overline{\text{I2C}}/\text{SPI}$ is high, $\overline{\text{CS}}/\text{A0}$ functions as the $\overline{\text{CS}}$ SPI active-low chip select. When $\overline{\text{I2C}}/\text{SPI}$ is low, $\overline{\text{CS}}/\text{A0}$ functions as the A0 I <sup>2</sup> C device address programming input. Connect $\overline{\text{CS}}/\text{A0}$ to DGND or V <sub>L</sub> .

# Pin Descriptions (continued)

P	IN		
TQFN-EP	SSOP	NAME	FUNCTION
7	10	DIN/A1	Serial-Data and Address 1 Input. When IZC/SPI is high, DIN/A1 functions as the DIN SPI serial-data input. When IZC/SPI is low, DIN/A1 functions as the A1 I <sup>2</sup> C device address programming input and connects to DIN/A1 DGND or V <sub>L</sub> .
8	11	ĪRQ	Active-Low Interrupt Open-Drain Output. IRQ is asserted when an interrupt is pending.
9	12	RST	Active-Low Reset Input. Drive $\overline{\text{RST}}$ low to force the UART into hardware reset mode. In hardware reset mode, the oscillator and the internal PLL are shut down; there is no clock activity.
10	13	VL	Digital Interface Logic-Level Supply. V <sub>L</sub> powers the internal logic-level translators for RST, IRQ, DIN/A1, CS/A0, SCLK/SCL, DOUT/SDA, LDOEN, and IZC/SPI. Bypass V <sub>L</sub> with a 0.1µF ceramic capacitor to DGND. V <sub>L</sub> must be powered in all modes.
11	14	DGND	Digital Ground
12	15	GPIO0	General-Purpose Input/Output 0. GPIO0 is user programmable as an input or output (push-pull or open drain). GPIO0 has a weak pulldown resistor to ground.
13	16	GPIO1	General-Purpose Input/Output 1. GPIO1 is user programmable as an input or output (push-pull or open drain). GPIO1 has a weak pulldown resistor to ground.
14	17	GPIO2	General-Purpose Input/Output 2. GPIO2 is user programmable as an input or output (push-pull or open drain). GPIO2 has a weak pulldown resistor to ground.
15	18	GPIO3	General-Purpose Input/Output 3. GPIO3 is user programmable as an input or output (push-pull or open drain). GPIO3 has a weak pulldown resistor to ground.
16	19	CTS	Active-Low Clear-to-Send Input.  TTS is a flow-control input.
17	20	RTS/CLKOUT	Active-Low Request-to-Send Output. RTS/CLKOUT can be set high or low by programming bit 7 (RTS) of the LCR register.
18	21	RX	Receive Input. Serial UART data input. RX has an internal weak pullup resistor to VEXT.
19	22	TX	Transmit Output. Serial UART data output.
20	23	VEXT	Transceiver Interface Level Supply. $V_{EXT}$ powers the internal logic-level translators for RX, TX, $\overline{RTS}$ , $\overline{CTS}$ , and GPIO Bypass $V_{EXT}$ with a 0.1µF ceramic capacitor to DGND.
21	24	XOUT	Crystal Output. When using an external crystal, connect one end of the crystal to XOUT and the other to XIN. When using an external clock source, leave XOUT unconnected.
22	1	XIN	Crystal/Clock Input. When using an external crystal, connect one end of the crystal to XIN and the other one to XOUT. When using an external clock source, drive XIN with the external clock.
23	2	AGND	Analog Ground
24	3	VA	Analog Supply. VA powers the PLL and internal LDO. Bypass VA with a 0.1µF ceramic capacitor to AGND.
		EP	Exposed Paddle. Connect EP to AGND. EP is not intended as an electrical connection point. Only for TQFN-EP package.

Register Map

(All default reset values are 0x00, unless otherwise noted. All registers are R/W, unless otherwise noted.)

REGISTER	ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
FIFO DATA									
RHR <sup>†*</sup>	0x00	RData7	RData6	RData5	RData4	RData3	RData2	RData1	RData0
THR <sup>†</sup>	0x00	TData7	TData6	TData5	TData4	TData3	TData2	TData1	TData0
INTERRUPTS			,						
IRQEn	0x01	CTSIEn	RxEmtylEn	TxEmtylEn	TxTrgIEn	RxTrgIEn	STSIEn	SpclChrlEn	LSRErrIEn
ISR*†	0x02	CTSInt	RxEmptyInt	TxEmptyInt	TFifoTrigInt	RFifoTrigInt	STSInt	SpCharInt	LSRErrInt
LSRIntEn	0x03	_	_	NoiseIntEn	RBreaklEn	FrameErrlEn	ParitylEn	ROverrIEn	RTimoutlEn
LSR*†	0x04	CTSbit	_	RxNoise	RxBreak	FrameErr	RxParityErr	RxOverrun	RTimeout
SpclChrIntEn	0x05	_	_	MltDrpIntEn	BREAKIntEn	XOFF2IntEn	XOFF1IntEn	XON2IntEn	XON1IntEn
SpclCharInt †	0x06	_	_	MultiDropInt	BREAKInt	XOFF2Int	XOFF1Int	XON2Int	XON1Int
STSIntEn	0x07	_	SleepIntEn	ClkRdyIntEn	_	GPI3IntEn	GPI2IntEn	GPI1IntEn	GPI0IntEn
STSInt*†	0x08	_	SleepInt	ClockReady	_	GPI3Int	GPI2Int	GPI1Int	GPI0Int
UART MODES		'			•				
MODE1	0x09	IRQSel	AutoSleep	ForcedSleep	TrnscvCtrl	RTSHiZ	TXHiZ	TxDisabl	RxDisabl
MODE2	0x0A	EchoSuprs	MultiDrop	Loopback	SpecialChr	RxEmtyInv	RxTrigInv	FIFORst	RST
LCR*	0x0B	RTS	TxBreak	ForceParity	EvenParity	ParityEn	StopBits	Length1	Length0
RxTimeOut	0x0C	TimOut7	TimOut6	TimOut5	TimOut4	TimOut3	TimOut2	TimOut1	TimOut0
HDplxDelay	0x0D	Setup3	Setup2	Setup1	Setup0	Hold3	Hold2	Hold1	Hold0
IrDA	0x0E	_	_	TxInv	RxInv	MIR	_	SIR	IrDAEn
FIFO CONTRO	L	'							
FlowLvI	0x0F	Resume3	Resume2	Resume1	Resume0	Halt3	Halt2	Halt1	Halt0
FIFOTrgLvI*	0x10	RxTrig3	RxTrig2	RxTrig1	RxTrig0	TxTrig3	TxTrig2	TxTrig1	TxTrig0
TxFIFOLvI†	0x11	TxFL7	TxFL6	TxFL5	TxFL4	TxFL3	TxFL2	TxFL1	TxFL0
RxFIFOLvI <sup>†</sup>	0x12	RxFL7	RxFL6	RxFL5	RxFL4	RxFL3	RxFL2	RxFL1	RxFL0
FLOW CONTR	OL								
FlowCtrl	0x13	SwFlow3	SwFlow2	SwFlow1	SwFlow0	SwFlowEn	GPIAddr	AutoCTS	AutoRTS
XON1	0x14	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
XON2	0x15	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
XOFF1	0x16	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
XOFF2	0x17	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
GPIOs									•
GPIOConfg	0x18	GP3OD	GP2OD	GP10D	GP00D	GP3Out	GP2Out	GP1Out	GP0Out
GPIOData	0x19	GPI3Dat	GPI2Dat	GPI1Dat	GPI0Dat	GPO3Dat	GPO2Dat	GPO1Dat	GP00Dat
CLOCK CONFI	GURATIO	V							
PLLConfig*	0x1A	PLLFactor1	PLLFactor0	PreDiv5	PreDiv4	PreDiv3	PreDiv2	PreDiv1	PreDiv0
BRGConfig	0x1B	_	_	4xMode	2xMode	FRACT3	FRACT2	FRACT1	FRACT0
DIVLSB	0x1C	Div7	Div6	Div5	Div4	Div3	Div2	Div1	Div0
DIVMSB	0x1D	Div15	Div14	Div13	Div12	Div11	Div10	Div9	Div8
CLKSource*	0x1E	CLKtoRTS	_		ClockEn	PLLBypass	PLLEn	CrystalEn	_
REVISION		•			•	•			
RevID*†	0x1F	1	0	1	0	0	0	0	1

<sup>\*</sup>Denotes nonzero default reset value: ISR = 0x60, LCR = 0x05, FIFOTrgLvI = 0xFF, PLLConfig = 0x01, DIVLSB = 0x01, CLKSource = 0x08, RevID = 0xA1.

MIXIM

 $<sup>\</sup>dagger$ Denotes nonread/write value: RHR = R, THR = W, ISR = COR, SpclCharInt = COR, STSInt = R/COR, LSR = R, TxFIFOLvI = R, RxFIFOLvI = R, RevID = R.

# **Detailed Description**

The MAX3107 UART is a bridge between an SPI/MICROWIRE™ or I²C microprocessor bus and an asynchronous serial-data communication link, such as RS-485, RS-232, or IrDA. The MAX3107 contains an advanced UART, a fractional baud-rate generator, and four GPIOs. The MAX3107 is configured and monitored, and data is written and read from 8-bit registers through SPI or I²C. These registers are organized by related function as shown in the *Register Map*.

The host controller loads data into the Transmit Holding register (THR) through SPI or I<sup>2</sup>C. This data is automatically pushed into the transmit FIFO and sent out at TX. The MAX3107 adds START, STOP, and parity bits to the data and sends the data out at the selected baud rate. The clock configuration registers determine the baud rate, clock source selection, and clock frequency prescaling.

The receiver in the MAX3107 detects a START bit as a high-to-low RX transition. An internal clock samples this data. The received data is automatically placed in the receive FIFO and can then be read out of the RxFIFO through the RHR.

#### **Register Set**

The MAX3107 has a flat register structure without shadow registers. The registers are 8 bits wide. The MAX3107 registers have some similarities to the 16C550 registers.

### **Receive and Transmit FIFOs**

The UART's receiver and the transmitter each have a 128-word deep FIFO, reducing the intervals that the host processor needs to dedicate for high-speed, high-volume data transfer. As the data rates of the asynchronous RX, TX interfaces increase and get closer to those of the host controller's SPI/I<sup>2</sup>C data rates, UART management and flow control can make up a significant portion of the host's activity. By increasing FIFO size, the host is interrupted less often and can utilize SPI/I<sup>2</sup>C burst data block transfers to/from the FIFOs.

FIFO trigger levels can generate interrupts to the host controller, signaling that programmed FIFO fill levels have been reached. The transmitter and receiver trigger levels are programmed through FIFOTrgLvI with a resolution of eight FIFO locations. When a receive FIFO trigger is generated, the host knows that the receive FIFO has a defined number of words waiting to be read out or that a known number of vacant FIFO locations are

available and ready to be filled. The transmit FIFO trigger generates an interrupt when the transmit FIFO level is above the programmed trigger level. The host then knows to throttle data writing to the transmit FIFO.

The host can read out the number of words present in each of the FIFOs through the TxFIFOLvI and RxFIFOLvI registers.

## **Transmitter Operation**

Figure 3 shows the structure of the transmitter with the TxFIFO. The transmit FIFO can hold up to 128 words that are written to it through THR.

The current number of words in the TxFIFO can be read out through the TxFIFOLvI register. The transmit FIFO can be programmed to generate an interrupt when a programmed number of words are present in the TxFIFO through the FIFOTrgLvI register. The TxFIFO interrupt trigger level is selectable through FIFOTrgLvI[3:0]. When the transmit FIFO fill level reaches the programmed trigger level, the ISR[4] interrupt is set.

The transmit FIFO is empty when ISR[5]: TxEmtyInt is set. ISR[5] turns high when the transmitter starts transmitting the last word in the TxFIFO. Hence, the transmitter is completely empty after ISR[5] is set with an additional delay equal to the length of a complete character (including START, parity, and STOP bits).

The contents of the TxFIFO and RxFIFOs are both cleared through MODE2[1]: FIFORst.




Figure 3. Transmit FIFO Signals

MICROWIRE is a trademark of National Semiconductor Corp.




Figure 4. Receive Data Format




Figure 5. Midbit Sampling

To halt transmission, set MODE1[1]: TxDisabl to 1. After MODE1[1] is set, the transmitter completes transmission of the current character and then ceases transmission.

The TX output logic can be inverted through IrDA[5]: TxInv. If not stated otherwise, all transmitter logic described in this data sheet assumes IrDA[5] is 0.

#### **Receiver Operation**

The receiver expects the format of the data at RX to be as shown in Figure 4. The quiescent logic state is a high and the first bit (the START bit) is logic-low. The receiver samples the data near the midbit instant (Figure 4). The received words and their associated errors are deposited into the receive FIFO. Errors and status information are stored for every received word (Figure 6). The host reads data out of the receive FIFO through the Receive Holding register (RHR), oldest data first. The status information of the word previously read out of the RHR is located in the Line Status register (LSR). After a word is read out of the RHR, the LSR contains the status information for that word.

The following three error conditions are determined for each received word: parity error, framing error, and noise on the line. Line noise is detected by checking the consistency of the logic of the three samples (Figure 5).

The receiver can be turned off through MODE1[0]: RxDisabl. When this bit is set to 1, the MAX3107 turns the receiver off immediately following the current word and

does not receive any further data. The RX input logic can be inverted through IrDA[4]: RxInv.

#### **Line Noise Indication**

When operating in standard (i.e., not 2x or 4x rate) mode, the MAX3107 checks that the binary logic level of the three samples per received bit are identical. If any of the three samples have differing logic levels, then noise on the transmission line has affected the received data and is considered to be noisy. This noise indication is reflected in the LSR[5]: RxNoise bit for each received byte. Parity errors are another indication of noise, but are not as sensitive.

## **Clocking and Baud-Rate Generation**

The MAX3107 can be clocked by an external crystal or an external clock source. Figure 7 shows a simplified diagram of the clocking circuitry. When the MAX3107 is clocked by the crystal, the STSInt[5]: ClockReady indicates when the clocks have settled and the baud-rate generator is ready for stable operation.

The baud-rate clock can be routed to the RTS/CLKOUT output. The clock rate is 16x the baud rate in standard operating mode, and 8x the baud rate in 2x rate mode. In 4x rate mode, the CLKOUT frequency is 4x the programmed baud rate. If the fractional portion of the baud-rate generator is used, the clock is not regular and exhibits jitter.




Figure 6. Receive FIFO

## Crystal Oscillator

Set CLKSource[4]: ClockEn to 1 and CLKSource[1]: CrystalEn to 1 to enable and select the crystal oscillator. The on-chip crystal oscillator has load capacitances of 20pF integrated in both XIN and XOUT. Connect an external crystal or ceramic oscillator between XIN and XOUT.

## External Clock Source

When an external clock signal is used, this should be connected to XIN. Leave XOUT unconnected. Set CLKSource[4]: ClockEn to 1 and CLKSource[1]: CrystalEn to 0 to select external clocking.

#### PLL and Predivider

The internal predivider and PLL allow for a wide range of external clock frequencies and baud rates. The PLL can be configured to multiply the input clock rate by a factor of 6, 48, 96, or 144 through PLLConfig[7:6]. The predivider, located between the input clock and the PLL, allows division of the input clock by a factor between 1 and 63 by writing to PLLConfig[5:0]. See the PLLConfig register description for more information.

#### Fractional Baud-Rate Generator

The internal fractional baud-rate generator provides a high degree of flexibility and high resolution in baud-rate programming. The baud-rate generator has a 16-bit integer divisor and a 4-bit word for the fractional divisor. The fractional baud-rate generator can be used with the external crystal or clock source.

The integer and fractional divisors are calculated through the divisor, D:

$$D = \frac{f_{REF}}{16 \times BaudRate}$$

where fREF is the reference frequency input to the baudrate generator and D is the ideal divisor. fREF must be less than 96MHz. In 2x and 4x rate modes, replace the divisor 16 by 8 or 4, respectively.

The integer divisor portion, DIV, of the divisor, D, is obtained by truncating D:

$$DIV = TRUNC(D)$$




Figure 7. Clock Selection Diagram

DIV can be a maximum of 16 bits wide and is programmed into the 2-byte-wide registers DIVMSB and DIVLSB. The minimum allowed for DIVLSB is 1.

The fractional portion of the divisor, FRACT, is a 4-bit nibble, which is programmed into BRGConfig[3:0]. The maximum value is 15, allowing the divisor to be programmed with a resolution of 0.0625. FRACT is calculated as:

$$FRACT = ROUND(16 \times (D-DIV))$$

The following is an example of calculating the divisor. It is based on a required baud rate of 190kbaud and a reference input frequency of 28.23MHz and 1x (default) rate mode.

The ideal divisor is calculated as:

D = 28,230,000/(16 x 190,000) = 9.2861842105263157894736842105263

hence DIV = 9.

FRACT =

ROUND(4.5789473684210526315789473684211) = 5 so that DIVMSB = 0x00, DIVLSB = 0x09, and BRGConfig[3:0] = 0x05.

The resulting (actual) baud rate can be calculated as:

$$BR_{ACTUAL} = \frac{f_{REF}}{16 \times D_{ACTUAL}}$$

For this example: DACTUAL = 9 + 5/16 = 9.3125 where

DACTUAL = DIV + FRACT/16

and

BRACTUAL= 28,230,000/(16 x 9.3125)

= 189463.0872483221476510067114094 baud

Thus, the baud rate is within 0.28% of the ideal rate.

#### 2x and 4x Rate Modes

To support higher baud rates than possible with standard (16x sampling) operation, the MAX3107 offers 2x and 4x rate modes. In this case, the reference clock rate only needs to be either 8x or 4x of the baud rate, respectively. The bits are only sampled once at the midbit instant instead of the usual three samples to determine the logic value of the bits. This reduces the tolerance to line noise on the received data. The 2x and 4x modes are selectable through BRGConfig[5:4]. Note that IrDA encoding and decoding does not operate in 2x and 4x modes.

When 2x rate mode is selected, the actual baud rate is twice the rate programmed into the baud-rate generator. If 4x rate mode is enabled, the actual baud rate on the line is quadruple that of programmed baud rate (Figure 8).




Figure 8. 2x and 4x Baud Rates

### **Multidrop Mode**

In multidrop mode, also known as 9-bit mode, the word length is 8 bits and a 9th bit is used for distinguishing between an address and a data word. Multidrop mode is enabled through MODE2[6]: MultiDrop. Parity checking is disabled and an SpclCharInt[5]: MultiDropInt interrupt is generated when an address (9th bit set) is received.

It is up to the host processor to filter out the data intended for its address. Alternatively, the auto data-filtering mode can be used to automatically filter out the data intended for the station's specific 9-bit mode address.

### Auto Data Filtering in Multidrop Mode

In multidrop mode, the MAX3107 can be configured to automatically filter out data that is not meant for its address. The address is user-definable either by programming a register value or a combination of a register values and GPIO hardware inputs. Use either XOFF2 or XOFF2[7:4] in combination with GPIO\_ to define the address.

Enable multidrop mode by setting MODE2[6]: MultiDrop to 1 and enable auto data filtering by setting MODE2[4]: SpecialChr to 1.

When using register bits in combination with GPIO\_ to define the address, the MSB of the address is written to XOFF2[7:4] register bits, while the LSBs of the address are defined through the GPIOs. To enable this mode, set FlowCtrl[2]: GPIAddr, MODE2[4]: SpecialChr, and MODE2[6]: MultiDrop to 1. GPIO\_ is automatically read when FlowCtrl[2]: GPIAddr is set to 1, and the address is updated on logic changes at GPIO\_.

In the auto data-filtering mode, the MAX3107 automatically accepts data that is meant for its address and places this into the receive FIFO, while it discards data that is not meant for its address. The received address word is not put into the FIFO.

#### **Auto Transceiver Direction Control**

In some half-duplex communication systems, the transceiver's transmitter must be turned off when data is being received so as not to load the bus. This is the case in half-duplex RS-485 communication. Similarly in full-duplex multidrop communication, like RS-485 or RS-422/V.11, only one transmitter can be enabled at any one time and the others must be disabled. The MAX3107 can automatically enable/disable a transceiver's transmitter and/or receiver. This relieves the host processor of this time-critical task.

The RTS/CLKOUT output is used to control the transceivers' transmit enable input and is automatically set high when the MAX3107's transmitter starts transmission. This occurs as soon as data is present in the transmit FIFO. Auto transceiver direction control is enabled through MODE1[4]: TrnscvCtrl. Figure 9 shows a typical MAX3107 connection in a RS-485 application.

The RTS/CLKOUT output can be set high in advance of TX transmission by a programmable time period called the setup time (Figure 10). The setup time is programmed through HDplxDelay[7:4]. Similarly, the RTS/CLKOUT signal can be held high for a programmable period after the transmitter has completed transmission. The hold time is programmed through HDplxDelay[3:0].




Figure 9. Auto Transceiver Direction Control




Figure 10. Setup and Hold Times in Auto Transceiver Direction Control

### **Echo Suppression**

The MAX3107 can suppress echoed data, sometimes found in half-duplex communication (e.g., RS-485 and IrDA). If the transceiver's receiver is not turned off while the transceiver is transmitting, copies (echoes) are received by the UART. The MAX3107's receiver can block the reception of this echoed data by enabling echo suppression. Set MODE2[7]: EchoSuprs to 1 to enable echo suppression.

The MAX3107 receiver can block echoes with a long round trip delay. The transmitter can be configured to remain enabled after the end of transmission for a programmable period of time: the hold time delay. The hold time delay is set by the HDplxDelay[3:0] register. See the HDplxDelay description in the *Detailed Register Descriptions* section for more information.

Auto transceiver direction control and echo suppression can operate simultaneously.

## **Auto Hardware Flow Control**

The MAX3107 is capable of auto hardware (RTS and CTS) flow control without the need for host processor intervention. When AutoRTS control is enabled, the MAX3107 automatically controls the RTS handshake without the need for host processor intervention. AutoCTS flow control separately turns the MAX3107's transmitter on and off based on the CTS input. AutoRTS and AutoCTS flow control are independently enabled through FlowCtrl[1:0].

#### **AutoRTS Control**

AutoRTS flow control ensures that the receive FIFO does not overflow by signaling to the far-end UART to stop data transmission. The MAX3107 does this automatically by controlling RTS/CLKOUT. AutoRTS flow control is enabled through FlowCtrl[0]: AutoRTS. The HALT and RESUME levels determine the threshold levels at which RTS/CLKOUT is asserted and deasserted. HALT and




Figure 11. Half-Duplex with Echo Suppression




Figure 12. Echo Suppression Timing

RESUME are programmed in FlowLvI. With differing HALT and RESUME levels, hysteresis can be defined for the RTS/CLKOUT transitions.

When the RxFIFO fill level reaches the HALT level (FlowLvI[3:0]), the MAX3107 deasserts RTS/CLKOUT. RTS/CLKOUT remains deasserted until the RxFIFO is emptied and the number of words falls to the RESUME level.

Interrupts are not generated when the HALT and RESUME levels are reached. This allows the host controller to be completely disengaged from  $\overline{\text{RTS}}$  flow control management.

#### AutoCTS Control

When AutoCTS flow control is enabled, the UART automatically starts transmitting data when the  $\overline{\text{CTS}}$  input is logic-level low and stops transmitting when  $\overline{\text{CTS}}$  is logichigh. This frees the host processor from managing this timing-critical flow-control task. AutoCTS flow control is enabled through FlowCtrl[1]: AutoCTS. During AutoCTS flow control the  $\overline{\text{CTS}}$  interrupt works normally. Set the IRQEn[7]: CTSIntEn to 0 to disable  $\overline{\text{CTS}}$  interrupts; then ISR[7]: CTSInt is fixed to logic 0 and the host does not receive interrupts from  $\overline{\text{CTS}}$ . If  $\overline{\text{CTS}}$  is set high during transmission, the MAX3107 completes transmission of the current word and halts transmission afterwards.

Turn the transmitter off by setting MODE1[1] to 1 before enabling AutoCTS control.

## Auto Software (XON/XOFF) Flow Control

When auto software flow control is enabled, the MAX3107 recognizes and/or sends predefined XON/XOFF characters to control the flow of data across the asynchronous serial link. Auto flow works autonomously and does not involve host intervention, similar to auto hardware flow control. To reduce the chance of receiving corrupted data that equals a single-byte XON or XOFF character, the MAX3107 allows for double-wide (16-bit) XON/XOFF characters. XON and XOFF are programmed into the XON1, XON2 and XOFF1, XOFF2 registers.

FlowCtrl[7:3] are used for enabling and configuring auto software flow control. An ISR[1] interrupt is generated when XON or XOFF are received and details are found in SpclCharInt. The  $\overline{\text{IRQ}}$  can be masked by setting IRQEn[1]: SpclChrlEn to 0.

Software flow control consists of transmitter control and receiver overflow control, which can operate independently of each other.

### Transmitter Flow Control

If auto transmitter control (FlowCtrl[5:4]) is enabled, the receiver compares all received words with the XOFF and XON characters. If a XOFF is received, the MAX3107 halts its transmitter from sending further data. The receiver is not affected and continues reception. Upon receiving an XON, the transmitter restarts sending data. The received XON and XOFF characters are filtered out and are not put into the receive FIFO, as they do not have significance to the higher layer protocol. An interrupt is not generated.

Turn the transmitter off (MODE1[1]) before enabling transmitter control.

#### Receiver Flow Control

If auto receiver overflow control (FlowCtrl[7:6]) is enabled, the MAX3107 automatically sends XOFF and XON control characters to the far-end UART to avoid receiver overflow. XOFF1/XOFF2 are sent when the receive FIFO fill level reaches the HALT value set in the FlowLvl register. When the host controller reads data from the Receive FIFO to a level equal to the RESUME level programmed into the FlowLvl register, XON1/XON2 are automatically sent to the far-end station to signal it to resume data transmission.

If dual-character (XON1 and XON2/XOFF1 and XOFF2) flow control is selected, XON1/XOFF1 are transmitted before XON2/XOFF2.

## FIFO Interrupt Triggering

Receive and transmit FIFO fill-dependent interrupts are generated if FIFO trigger levels are defined. When the number of words in the FIFOs reach or exceed a trigger level, as programmed in FIFOTrgLvI, an ISR[3] or ISR[4] interrupt is generated. There is no relationship between the trigger levels and the HALT or RESUME levels.

The FIFO trigger level can, for example, be used for a block data transfer, since it gives the host an indication when a given block size of data is available for readout in the teceive FIFO or available for transfer to the transmit FIFO.

## **Low-Power Standby Modes**

The sleep and shutdown modes reduce power consumption during periods of inactivity. In both sleep and shutdown modes, the UART disables specific functional blocks to reduce power consumption.

### Forced Sleep Mode

In forced sleep mode, all UART-related on-chip clocking is stopped. The following are inactive: the crystal oscillator, the PLL, the predivider, the receiver, and the transmitter. The SPI/I<sup>2</sup>C interface and the registers remain active.

Thus, the host controller can access the resisters. To enter sleep mode, set MODE1[5] to 1. To wake up, set MODE1[5] to 0.

### Autosleep Mode

The MAX3107 can be configured to operate in autosleep mode by setting MODE1[6] to 1. In autosleep mode, the MAX3107 automatically enters sleep mode when all the following conditions are met:

- Both FIFOs are empty.
- There are no pending IRQ interrupts.
- There is no activity on any input pins for a period equal to 65,536 UART characters lengths.

The MAX3107 exits autosleep mode as soon as activity is detected on any of the GPIO\_, RX, or CTS inputs.

To manually wake up the MAX3107, set MODE1[6] to 0. After wake-up is initiated, the internal clock starts up and a period of time is needed for clock stabilization. The STSInt[5]: ClockReady bit indicates when the clocks are stable. If an external clock source is used, the STSInt[5] bit does not indicate clock stability.

#### Shutdown Mode

Shutdown mode is the lowest power consumption mode. In shutdown mode, all the MAX3107 circuitry is off. This includes the I $^2$ C/SPI interface, the registers, the FIFOs, and clocking circuitry. The LDO is kept on. To enter shutdown mode, connect  $\overline{\text{RST}}$  to DGND.

When the  $\overline{\text{RST}}$  input is toggled high, the MAX3107 exits shutdown mode. When the MAX3107 sets  $\overline{\text{IRQ}}$  to logic-high, the chip initialization is completed. The MAX3107 needs to be reprogrammed following a shutdown. Keep V18 powered by the internal LDO or an external 1.8V supply during shutdown.

## Power-Up and IRQ

 $\overline{IRQ}$  has two functions. During normal operation (MODE1[7] is 1),  $\overline{IRQ}$  operates as a hardware interrupt output, whereby the  $\overline{IRQ}$  is active when an interrupt is pending. An  $\overline{IRQ}$  interrupt is only produced during normal operation, if at least one of the IRQEn interrupt enable bits are enabled.

During power-up or following a reset,  $\overline{IRQ}$  has a different function. It is held low until the MAX3107 is ready for programming following an initialization delay. Once  $\overline{IRQ}$  goes high, the MAX3107 is ready to be programmed. The MODE1[7]: IRQSel bit should then be set in order to enable normal  $\overline{IRQ}$  interrupt operation.

In polled mode, the RevID register can be polled to check whether the MAX3107 is ready for operation. If the controller gets a valid response from RevID, then the MAX3107 is ready for operation.

## **Interrupt Structure**

The structure of the interrupt is shown in Figure 13. There are four interrupt source registers: ISR, LSR, STSInt, and SpclCharInt. The interrupt sources are divided into top-level and low-level interrupts. The top-level interrupts typically occur more often and can be read out directly through the ISR. The low-level interrupts typically occur less often and their specific source can be read out through the LSR, STSInt, or SpclChar registers. The three LSBs of the ISR point to the low-level interrupt registers that contain the source detail of the interrupt source.

## Interrupt Enabling

Every interrupt bit of the four interrupt registers can be enabled or masked through an associated interrupt enable register bit. These are the IRQEn, LSRIntEn, SpcIChrIntEn and STSIntEn registers.

## Interrupt Clearing

When an ISR interrupt is pending (i.e., any bit in ISR is set) and the ISR is subsequently read, the ISR bits and IRQ are cleared. Both the SpclCharInt and the STSInt registers also are clear on read (COR). The LSR bits are only cleared when the source of the interrupt is removed, not when LSR is read.

### **Detailed Register Descriptions**

The MAX3107 has a flat register structure, without shadow registers, that makes programming and code simple and efficient. All registers are 8 bits wide.

## RHR—Receiver Hold Register

ADDRESS:		0x00						
MODE:		R						
BIT	7	6	5	4	3	2	1	0
NAME	RData7	RData6	RData5	RData4	RData3	RData2	RData1	RData0
RESET	Χ	X	Χ	Х	Χ	Х	Χ	X

#### Bits 7-0: RData[7:0]

The RHR is the bottom of the receive FIFO and is the register used for reading data out of the receive FIFO. It contains the oldest (first received) character in the receive FIFO. RHR[0] is the LSB of the character received at the RX input. It is the first data bit of the serial-data word received by the receiver.




Figure 13. Simplified Interrupt Structure

# **THR—Transmit Hold Register**

ADDRESS:		0x00						
MODE:		W						
BIT	7	6	5	4	3	2	1	0
NAME	TData7	TData6	TData5	TData4	TData3	TData2	TData1	TData0

### Bits 7-0: TData[7:0]

The THR is the register that the host controller writes data to for subsequent UART transmission. This data is deposited in the transmit FIFO. THR[0] is the LSB. It is the first data bit of the serial-data word that the transmitter sends out, right after the START bit.

## IRQEn—IRQ Enable Register

ADDRESS: MODE:		0x01 R/W						
BIT	7	6	5	4	3	2	1	0
NAME	CTSIEn	RxEmtylEn	TxEmtylEn	TxTrgIEn	RxTrglEn	STSIEn	SpclChrlEn	LSRErrIEn
RESET	0	0	0	0	0	0	0	0

The IRQEn is used to enable the  $\overline{IRQ}$  physical interrupt. Any of the eight ISR interrupt sources can be enabled to generate an  $\overline{IRQ}$ . The IRQEn bits only influence the  $\overline{IRQ}$  output and do not have any effect on the ISR contents or behavior. Every one of the IRQEn bits operates on an ISR bit.

### Bit 7: CTSIEn

The CTSIEn bit enables  $\overline{IRQ}$  interrupt generation when the CTSInt interrupt bit is set in the ISR. Set CTSIEn bit low to disable  $\overline{IRQ}$  generation from CTSInt.

#### Bit 6: RxEmtvIEn

The RxEmtylEn bit enables  $\overline{\text{IRQ}}$  interrupt generation when the RxEmtylnt interrupt bit is set in the ISR. Set RxEmtylEn bit low to disable  $\overline{\text{IRQ}}$  generation from RxEmtylnt.

#### Bit 5: TxEmtylEn

The TxEmtylEn bit enables  $\overline{IRQ}$  interrupt generation when the TxEmptylnt interrupt bit is set in the ISR. Set TxEmtylEn bit low to disable  $\overline{IRQ}$  generation from TxEmptylnt.

#### Bit 4: TxTrgIEn

The TxTrgIEn bit enables  $\overline{IRQ}$  interrupt generation when the TFifoTrigInt interrupt bit is set in the ISR. Set TxTrgIEn bit low to disable  $\overline{IRQ}$  generation from TFifoTrigInt.

### Bit 3: RxTrgIEn

The RxTrgIEn bit enables  $\overline{\text{IRQ}}$  interrupt generation when the RFifoTrigInt interrupt bit is set in the ISR. Set RxTrgIEn bit low to disable  $\overline{\text{IRQ}}$  generation from RFifoTrigInt.

#### Bit 2: STSIEn

The STSIEn bit enables  $\overline{\text{IRQ}}$  interrupt generation when the STSInt interrupt bit is set in the ISR. Set STSIEn bit low to disable  $\overline{\text{IRQ}}$  generation from STSInt.

### Bit 1: SpclChrlEn

The SpcIChrIEn bit enables  $\overline{IRQ}$  interrupt generation when the SpCharInt interrupt bit is set in the ISR. Set SpcIChrIEn bit low to disable  $\overline{IRQ}$  generation from SpCharInt.

#### Bit 0: LSRErrlEn

The LSRErrIEn bit enables  $\overline{IRQ}$  interrupt generation when the LSRErrInt interrupt bit is set in the ISR[0]. Set LSRErrIEn low to disable  $\overline{IRQ}$  generation from LSRErrInt.

## **ISR—Interrupt Status Register**

ADDRESS:		0x02						
MODE:		COR						
BIT	7	6	5	4	3	2	1	0
NAME	CTSInt	RxEmptyInt	TxEmptyInt	TFifoTrigInt	RFifoTrigInt	STSInt	SpCharInt	LSRErrInt
RESET	0	1	1	0	0	0	0	0

The ISR provides an overview of all interrupts generated in the MAX3107. These interrupts are cleared on reading the ISR. When the MAX3107 is operated in polled mode, the ISR can be polled to establish the UART's status. In interrupt-driven mode, IRQ interrupts are enabled through the appropriate IRQEn bits. The ISR contents give direct information on the cause for the interrupt or point to other registers that contain more detailed information.

#### Bit 7: CTSInt

The CTSInt is set when a logic state transition occurs at the CTS input. This bit is cleared after ISR is read. The current logic state of the CTS input can be read out through the LSR[7]: CTSbit.

### Bit 6: RxEmptyInt

The RxEmptyInt is set when the receive FIFO is empty. This bit is cleared after ISR is read. Its meaning can be inverted by setting the MODE2[3]: RxEmtyInv bit.

#### Bit 5: TxEmptyInt

The TxEmptyInt bit is set when the transmit FIFO is empty. This bit is cleared once ISR is read.

### Bit 4: TFifoTrigInt

The TFifoTrigInt bit is set when the number of characters in the transmit FIFO is equal to or greater than the transmit FIFO trigger level defined in FIFOTrgLvI[3:0]. TFifoTrigInt is cleared when the transmit FIFO level falls below the trigger level or after the ISR is read. It can be used as a warning that the transmit FIFO is nearing overflow.

### Bit 3: RFifoTrigInt

The RFifoTrigInt bit is set when the receive FIFO fill level reaches the receive FIFO trigger level, as defined in the FIFOTrgLvI[7:4]. This can be used as an indication that the receive FIFO is nearing overrun. It can also be used to report that a known number of words are available which can be read out in one block. The meaning of RFifoTrigInt can be inverted through MODE2[2]. RFifoTrigInt is cleared when ISR is read.

### Bit 2: STSInt

The STSInt bit is set high when any bit in the STSInt register that is enabled through a STSIntEn bit is high. The STSInt bit is cleared on reading ISR.

### Bit 1: SpCharInt

The SpCharInt bit is set high when a special character is received, a line BREAK is detected, or an address character is received in multidrop mode. The cause for the SpCharInt interrupt can be read from the SpclCharInt register, if enabled through the SpclChrIntEn bits. The SpCharInt interrupt is cleared when the ISR is read.

#### Bit 0: LSRErrInt

The LSRErrInt bit is set high when any LSR bits, which are enabled through the LSRIntEn, are set. This bit is cleared after the ISR is read.

# LSRIntEn—Line Status Register Interrupt Enable

ADDRESS: MODE:		0x03 R/W						
BIT	7	6	5	4	3	2	1	0
NAME	_	_	NoiseIntEn	RBreaklEn	FrameErrlEn	ParitylEn	ROverrIEn	RTimoutlEn
RESET	0	0	0	0	0	0	0	0

The LSRIntEn allows routing of LSR interrupt bits to the ISR[0].

### Bits 7 and 6: No Function

### Bit 5: NoiseIntEn

Set the NoiseIntEn bit high to enable routing the RxNoise interrupt to LSR[0]. If NoiseIntEn is set low, RxNoise is not routed to LSR[0].

#### Bit 4: RBreaklEn

Set the RBreaklEn bit high to enable routing the RxBreak interrupt to LSR[0]. If RBreaklEn is set low, RxBreak is not routed to LSR[0].

### Bit 3: FrameErrlEn

Set the FrameErrIEn bit high to enable routing the FrameErr interrupt to LSR[0]. If FrameErrIEn is set low, FrameErr is not routed to LSR[0].

#### Bit 2: ParitylEn

Set the ParitylEn bit high to enable routing the RxParityErr interrupt to LSR[0]. If ParitylEn is set low, RxParityErr is not routed to the LSR[0].

### Bit 1: ROverrIEN

Set the ROverrIEn bit high to enable routing the RxOverrun interrupt to LSR[0]. If ROverrIEn is set low, RxOverrun is not routed to LSR[0].

### Bit 0: RTimoutlEn

Set the RTimoutlEn bit high to enabled routing the RTimeout interrupt to LSR[0]. If RTimoutlEn is set low, the RTimeout is not routed to LSR[0].

## LSR—Line Status Register

ADDRESS:		0x04						
MODE:		R						
BIT	7	6	5	4	3	2	1	0
NAME	CTSbit	_	RxNoise	RxBreak	FrameErr	RxParityErr	RxOverrun	RTimeout
RESET	X	0	0	0	0	0	0	0

The LSR shows all errors related to the word previously read out of the RxFIFO. The LSR bits are not cleared upon a read; these bits stay set until the character with errors is read out of the RHR. The LSR also reflects the current state of the  $\overline{\text{CTS}}$  input.

### Bit 7: CTSbit

The  $\overline{\text{CTS}}$  bit reflects the current logic state of the  $\overline{\text{CTS}}$  input. This bit is cleared when the  $\overline{\text{CTS}}$  input is low. Following a power-up or reset, the logic state of the  $\overline{\text{CTS}}$  bit depends on the  $\overline{\text{CTS}}$  input.

#### Bit 6: No Function

#### Bit 5: RxNoise

If noise is detected on the RX input during reception of a character, the RxNoise bit is set for that character. The RxNoise bit indicates that there was noise on the line while the character most recently read from the RHR was received. The RxNoise flag can generate an ISR[0] interrupt, if enabled through LSRIntEn[5].

#### Bit 4: RxBreak

If a line BREAK (RX input low for a period longer than the programmed character duration) is detected, a BREAK character is put in the RxFIFO and the RxBreak bit is set for this character. A BREAK character is represented by an all-zeros data character. The RxBreak bit distinguishes a regular character with all zeros from a BREAK character. LSR[4] corresponds to the character most recently read from the RHR. The RxBreak flag can generate an ISR[0] interrupt, if enabled through LSRIntEn[4].

#### Bit 3: FrameErr

The FrameErr bit is set high when the received data frame does not match the expected frame format in length. FrameErr corresponds to the frame error of the character most recently read from the RHR. A frame error is related to errors in expected STOP bits.

The FrameErr flag can generate an ISR[0] interrupt, if enabled, through LSRIntEn[3].

#### Bit 2: RxParitvErr

If the parity computed on the character being received does not match the received character's parity bit, the RxParityErr bit is set for that character. RxParityErr indicates a parity error for the word most recently read from the RHR.

In 9-bit multidrop mode (MODE2[6] = 1) the receiver does not check parity and the RxParityErr represents the 9th (i.e., address or data) bit.

The RxParityErr flag can generate an ISR[0] interrupt, if enabled through LSRIntEn[2].

#### Bit 1: RxOverrun

If the receive FIFO is full and additional data is received that does not fit into the receive FIFO, the RxOverrun bit is set. The receive FIFO retains the data in it and discards all new data that does not fit into it. The RxOverrun indication is cleared after the LSR is read or the RxFIFO level falls below its maximum. The RxOverrun flag can generate an ISR[0] interrupt, if enabled through LSRIntEn[1].

### Bit 0: RTimeout

The RTimeout bit indicates that stale data is present in the receive FIFO. RTimeout is set when the youngest character resides in the RxFIFO for longer than the period programmed into the RxTimeOut register. The timeout counter restarts when at least one character is read out of the RxFIFO or a new character is received by the RxFIFO. If the value in RxTimeOut is zero, RTimeout is disabled. RTimeout is cleared when a word is read out of the RxFIFO or a new word is received. The RTimeout flag can generate an ISR[0] interrupt, if enabled through LSRIntEn[0].

# SpclChrIntEn—Special Character Interrupt Enable Register

ADDRESS:		0x05						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	_	_	MltDrpIntEn	BREAKIntEn	XOFF2IntEn	XOFF1IntEn	XON2IntEn	XON1IntEn
RESET	0	0	0	0	0	0	0	0

#### Bits 7 and 6: No Function

#### Bit 5: MItDrpIntEn

The MltDrpIntEn bit enables routing the SpclCharInt[5]: MultiDropInt interrupt to ISR[1]. If MltDrpIntEn is set low (default), the MultiDropInt is not routed to the ISR[1].

#### Bit 4: BREAKIntEn

The BREAKIntEn bit enables routing the SpclCharInt[4]: BREAKInt interrupt to ISR[1]. If BREAKIntEn is set low (default), the BREAKInt is not routed to the ISR[1].

#### Bit 3: XOFF2IntE

The XOFF2IntEn bit enables routing the SpclCharInt[3]: XOFF2Int interrupt to ISR[1]. If XOFF2IntEn is set low (default), the XOFF2Int is not routed to the ISR[1].

#### Bit 2: XOFF1IntEn

The XOFF1IntEn bit enables routing the SpclCharInt[2]: XOFF1Int interrupt to ISR[1]. If XOFF1IntEn is set low (default), the XOFF1Int is not routed to the ISR[1].

#### Bit 1: XON2IntEn

The XON2IntEn bit enables routing the SpclCharInt[1]: XON2Int interrupt to ISR[1]. If XON2IntEn is set low (default), the XON2Int is not routed to the ISR[1].

#### Bit 0: XON1IntEn

The XON1IntEn bit enables routing the SpclCharInt[0]: XON1Int interrupt to ISR[1]. If XON1IntEn is set low (default), the XON1Int is not routed to the ISR[1].

# SpclCharInt—Special Character Interrupt Register

ADDRESS:		0x06						
MODE:		COR						
BIT	7	6	5	4	3	2	1	0
NAME	_	_	MultiDropInt	BREAKInt	XOFF2Int	XOFF1Int	XON2Int	XON1Int
RESET	0	0	0	0	0	0	0	0

#### Bits 7 and 6: No Function

## Bit 5: MultiDropInt

The MultiDropInt interrupt is set when the MAX3107 receives an address character in 9-bit multidrop mode (MODE2[6] is 1). This bit is cleared when SpclCharInt is read. The SpclCharInt bit can be routed to ISR[1] by enabling SpclChrIntEn[5].

#### Bit 4: BREAKInt

The BreakInt interrupt is set when a line BREAK (RX low for longer than one character length) is detected by the receiver. This bit is cleared after SpclCharInt is read. The BREAKInt interrupt can be routed to ISR[1] by enabling SpclChrIntEn[4].

#### Bit 3: XOFF2Int

The XOFF2Int interrupt bit is set when an XOFF2 special character is received and special character detection is enabled, through MODE2[4]. This interrupt is cleared upon reading SpclCharInt. The XOFF2Int interrupt can be routed to the ISR[1] interrupt bit, if enabled through SpclChrIntEn[3].

#### Bit 2: XOFF1Int

The XOFF1Int interrupt bit is set when an XOFF1 special character is received and special character detection is enabled, through MODE2[4]. This interrupt is cleared upon reading SpclCharInt. The XOFF1Int interrupt can be routed to the ISR[1] interrupt bit, if enabled through SpclChrIntEn[2].

#### Bit 1: XON2Int

The XON2Int interrupt bit is set when an XON2 special character is received and special character detection is enabled, through MODE2[4]. This interrupt is cleared upon reading SpclCharInt. The XON2Int interrupt can be routed to the ISR[1] interrupt bit, if enabled through SpclChrIntEn[1].

#### Bit 0: XON1Int

The XON1Int interrupt bit is set when an XON1 special character is received and special character detection is enabled, through MODE2[4]. This interrupt is cleared upon reading SpclCharInt. The XON1Int interrupt can be routed to the ISR[1] interrupt bit, if enabled through SpclChrIntEn[0].

## STSIntEn—STS Interrupt Enable Register

ADDRESS:		0x07						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	_	SleepIntEn	ClkRdyIntEn	_	GPI3IntEn	GPI2IntEn	GPI1IntEn	GPI0IntEn
RESET	0	0	0	0	0	0	0	0

#### Bits 7 and 4: No Function

### Bit 6: SleepIntEn

Set the SleepIntEn bit high to route the SleepInt status bit to the ISR[2]: STSInt. If set low, the STSIntEn masks the ISR[2] bit from SleepInt.

### Bit 5: ClkRdyIntEn

Set the ClkRdyIntEn bit high to route the ClockReady status bit to the ISR[2]: STSInt bit. If set low, the ClkRdyIntEn masks the ISR[2] bit from the ClockReady status.

### Bits 3-0: GPI[3:0]IntEn

The GPI[3:0]IntEn bits that are set high route the associated STSInt[3:0]: GPI[3:0]Int bits to the ISR[2] interrupt. GPI[3:0] IntEn bits that are set low, mask the ISR[2] interrupt from the associated GPI[3:0]Int bit.

## STSInt—Status Interrupt Register

ADDRESS:		0x08						
MODE:		R/COR						
BIT	7	6	5	4	3	2	1	0
NAME	_	SleepInt	ClockReady	_	GPI3Int	GPI2Int	GPI1Int	GPI0Int
RESET	0	0	0	0	0	0	0	0

#### Bits 7 and 4: No Function

#### Bit 6: SleepInt

The SleepInt bit is set when the MAX3107 enters sleep mode. The SleepInt bit is cleared when the MAX3107 exits sleep mode. This status bit is cleared when the clock is disabled and cannot be cleared upon reading. The SleepInt bit can generate an ISR[2]: STSInt interrupt, if enabled through STSIntEn[6].

### Bit 5: ClockReady

The ClockReady bit is set high when the clock, the divider, and the PLL have settled, and the MAX3107 is ready for data communication. The ClockReady bit only works with the crystal oscillator. It does not work with external clocking through XIN.

The ClockReady status bit is cleared when the clock is disabled and is not cleared upon read. This bit can generate an ISR[2]: STSInt interrupt, if enabled through STSIntEn[5].

#### Bits 3-0: GPI[3:0]Int

The GPI[3:0]Int interrupts are set high when a change of logic state occurs on the associated GPIO\_ input. GPI[3:0]Int is cleared upon reading. These interrupts can be selectively routed to the ISR[2] interrupt bit through the STSIntEn[3:0].

## **MODE1** Register

ADDRESS:		0x09						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	IRQSel	AutoSleep	ForcedSleep	TrnscvCtrl	RTSHiZ	TxHiZ	TxDisabl	RxDisabl
RESET	0	0	0	0	0	0	0	0

#### Bit 7: IRQSel

Depending on the logic level of the IRQSel bit,  $\overline{IRQ}$  has different meanings. After a hardware or software (MODE2[0]) reset, the IRQSel bit is set low and after a short delay, the  $\overline{IRQ}$  output signals the end of the MAX3107's power-up sequence. The  $\overline{IRQ}$  is low during power-up and transitions to high when the MAX3107 is ready to be programmed.

IRQSel can then be set high. In this case,  $\overline{IRQ}$  becomes a regular interrupt output that signals pending interrupts, as indicated in the ISR. Details of the IRQSel are described in the *Power-Up and \overline{IRQ}* section.

### Bit 6: AutoSleep

Set the AutoSleep bit high to set the MAX3107 to automatically enter low-power sleep mode after a period of no activity (see the *Autosleep Mode* section). A STSInt[6]: SleepInt interrupt is generated when the MAX3107 goes to sleep or wakes up.

### Bit 5: ForcedSleep

Set the ForcedSleep bit high to force the MAX3107 into low-power sleep mode (see the *Sleep Mode* section). The current sleep or wake state can be read out through this ForcedSleep bit, even when the UART is in sleep mode.

#### Bit 4: TrnscvCtrl

This bit enables the automatic transceiver direction control. Set TrnscvCtrl high so that  $\overline{\text{RTS}}/\text{CLKOUT}$  automatically controls the transceiver's transmit/receive enable/disable inputs. Setting TrnscvCtrl high sets  $\overline{\text{RTS}}/\text{CLKOUT}$  low so that the transceiver is in receive mode. When the TxFIFO contains data available for transmission, the auto direction control sets  $\overline{\text{RTS}}/\text{CLKOUT}$  high before the transmitter sends out the data. When the transmitter is empty,  $\overline{\text{RTS}}/\text{CLKOUT}$  is automatically forced low again.

Setup and hold times of  $\overline{\text{RTS}}/\text{CLKOUT}$  with respect to the TX output can be defined through the HDplxDelay register. A transmitter empty interrupt ISR[5] is generated when the transmitter is empty.

#### Bit 3: RTSHiZ

Set the RTSHiZ bit high to three-state RTS/CLKOUT.

#### Bit 2: TxHiZ

Set the TxHiz bit high to three-state the TX output.

### Bit 1: TxDisabl

Set the TxDisabl bit high to disable transmission. If the TxDisabl bit is set high during transmission, the transmitter completes sending out the current character and then ceases transmission. Data still present in the transmit FIFO remains in the TxFIFO. The TX output is set to logic-high after transmission.

#### Bit 0: RxDisabl

Set the RxDisabl bit high to disable the receiver so that the receiver stops receiving data. All data present in the receiver FIFO remains in the RxFIFO.

## **MODE2** Register

ADDRESS:		0x0A						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	EchoSuprs	MultiDrop	Loopback	SpecialChr	RxEmtyInv	RxTrigInv	FIFORst	RST
RESET	0	0	0	0	0	0	0	0

## Bit 7: EchoSuprs

Set the EchoSuprs bit high so that the MAX3107's receiver gates any data it receives when its transmitter is busy transmitting. In half-duplex communication (like IrDA and RS-485) this allows blocking of the locally echoed data. The receiver can block data for an extended time after the transmitter ceases transmission by programming a hold time in HDplxDelay[3:0] bits.

### Bit 6: MultiDrop

Set the MultiDrop bit high to enable the 9-bit multidrop mode. If this bit is set, parity checking is not performed by the receiver and parity generation is not done by the transmitter. The parity error bit, LSR[2], has a different meaning in this case. The parity error bit represents the 9th bit (address/data indication) that is received with each 9-bit character.

### Bit 5: Loopback

Set the Loopback bit high to enable internal local loopback mode. This internally connects TX to RX and also  $\overline{RTS}/CLKOUT$  to  $\overline{CTS}$ . In local loopback mode, the TX output and the RX output are disconnected from the internal transmitter and receiver. The TX output is in three-state. The  $\overline{RTS}$  output remains connected to the internal logic and reflects the logic state programmed in LCR[7]. The  $\overline{CTS}$  input is disconnected from  $\overline{RTS}$  and the internal logic.  $\overline{CTS}$  thus remains in a high-impedance state.

### Bit 4: SpecialChr

The SpecialChr bit enables special character detection. The receiver can detect up to four special characters, as selected in FlowCtrl:[5:4] and defined in the XON1, XON2, XOFF1 and/or XOFF2 registers, possibly in combination with GPIO\_inputs, enabled through FlowCtrl[2]: GPIAddr. When a special character is received it is put into the RxFIFO and a special character detect interrupt ISR[1] is generated.

Special character detection can be used in addition to auto XON/XOFF flow control, if enabled through FlowCtrl[3]. In this case XON/OFF flow control is then limited to single character XON and XOFF and only two special characters can then be defined (in XON2 and XOFF2).

### Bit 3: RxEmtyInv

The RxEmtyInv bit inverts the meaning of the receiver empty interrupt: ISR[6]: RxEmtyInt. If RxEmtyInv is set low (default state), the ISR[6] interrupt is generated when the receive FIFO is empty. If the RxEmtyInv is set high, the ISR[6] interrupt is generated when data is put into the empty receive FIFO.

### Bit 2: RxTrigInv

The RxTrigInv bit inverts the meaning of the RxFIFO triggering. When set, an ISR[3]: RFifoTrigInt is generated when the RxFIFO is emptied to the trigger level: FIFOTrgLvl[7:4]. If the RxTrgInv bit is low (default state), the ISR[3] interrupt is generated when the RxFIFO fill level that starts from a level below FIFOTrgLvl[7:4] is filled up to the trigger level programmed into FIFOTrgLvl[7:4].

#### Bit 1: FIFORst

Set the FIFORst bit high to clear both the receive and transmit FIFOs of all data contents. After the FIFO reset, the FIFORst bit must then be set back to 0 to continue normal operation.

#### Bit 0: RST

Set the RST bit high to reset the MAX3107. The SPI/I<sup>2</sup>C bus stays active during this reset, therefore, communication with the MAX3107 is possible. All register bits are reset to their reset state and all FIFOs are cleared.

Once set high, the RST bit must be cleared by writing a 0 to RST.

## **LCR—Line Control Register**

ADDRESS:		0x0B						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	RTS	TxBreak	ForceParity	EvenParity	ParityEn	StopBits	Length1	Length0
RESET	0	0	0	0	0	1	0	1

### Bit 7: RTS

The  $\overline{\rm RTS}$  bit gives direct control of the  $\overline{\rm RTS}/\rm CLKOUT$  output logic. If the  $\overline{\rm RTS}$  bit is set high, then  $\overline{\rm RTS}/\rm CLKOUT$  is set to logic-high. The  $\overline{\rm RTS}$  bit only works if the CLKSource[7]:CLKtoRTS is not set high.

#### Bit 6: TxBreak

Set TxBreak to 1 to generate a line break whereby the TX output is held low until TxBreak is set to 0.

#### Bit 5: ForceParity

ForceParity enables forced parity, as used in 9-bit multidrop communication. Set both LCR[3] and ForceParity to use forced parity. The parity bit is forced high by the transmitter if LCR[4] low. The parity bit is forced low if LCR[4] is high.

### Bit 4: EvenParity

Set EvenParity high to enable even parity. If EvenParity is set low odd parity generation/checking is used.

### Bit 3: ParityEn

The ParityEn bit enables the use of a parity bit on the TX and RX interfaces. When ParityEn is low, then parity usage is disabled. When ParityEn is set to 1, the transmitter generates the parity bit as defined in LCR[4] and the receiver checks the received parity bit.

### Bit 2: StopBits

This defines the number of STOP bits and depends on the length of the word programmed in LCR[1:0] (Table 1). When StopBits is high and the word length is 5, the transmitter generates a word with a STOP bit length equal to 1.5. Under these conditions, the receiver recognizes a STOP bit length greater than a 1-bit duration.

#### Bits 1 and 0: Length[1:0]

The Length[1:0] bits configure the length of the words that the transmitter generates and the receiver checks for at the asynchronous TX and RX interfaces (Table 2).

**Table 1. StopBits Truth Table** 

LCR[2]	WORD LENGTH	STOP BIT LENGTH
0	5, 6, 7, 8	1
1	5	1–1.5
1	6, 7, 8	2

Table 2. Length[1:0] Truth Table

Length1	Length0	WORD LENGTH
0	0	5
0	1	6
1	0	7
1	1	8

## RxTimeOut—Receiver Timeout Register

ADDRESS: MODE:		0x0C R/W						
BIT	7	6	5	4	3	2	1	0
NAME	TimOut7	TimOut6	TimOut5	TimOut4	TimOutO3	TimOut2	TimOut1	TimOut0
RESET	0	0	0	0	0	0	0	0

### Bits 7-0: TimOut[7:0]

The receive data timeout bits allow programming a time delay after the last (newest) character in the receive FIFO was received until a receive data timeout LSR[0] interrupt is generated. The duration is measured in character intervals and is dependent on the character length, parity, and STOP bit setting and is inversely proportional to the baud rate. If the RxTimeOut value equals zero, a timeout interrupt is not generated.

## **HDplxDelay Register**

ADDRESS:		0x0D						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	Setup3	Setup2	Setup1	Setup0	Hold3	Hold2	Hold1	Hold0
RESET	0	0	0	0	0	0	0	0

The HDplxDelay register allows programming setup and hold times between RTS/CLKOUT and the TX output in auto transceiver direction control mode: MODE1[4] is 1. The Hold[3:0] time can also be used for echo suppression in half-duplex communication. HDplxDelay also functions in the 2x and 4x rate modes.

#### Bits 7-4: Setup[7:4]

The Setupx bits define a setup time for RTS/CLKOUT to transition high before the transmitter starts transmission of its first character in auto transceiver direction control mode: MODE1[4]. This allows the MAX3107 to account for skew differences of the external transmitter's enable delay and propagation delays. Setup[7:4] can also be used to fix a stable state on the transmission line prior to start of transmission.

The unit of the HDplxDelay setup time delay is a 1-bit interval, making this delay baud-rate dependent. The maximum delay is 15-bit intervals.

### Bits 3-0: Hold[3:0]

The Hold[3:0] bits define a hold time for RTS/CLKOUT to be held stable (high) after the transmitter ends transmission of its last character in auto transceiver direction control mode: MODE1[4]. RTS/CLKOUT turns low after the last STOP bit was sent with a Hold[3:0] delay. This keeps the external transmitter enabled during the hold duration.

The second factor that the Hold[3:0] bits define, is a delay in echo suppression mode, MODE2[7]. See the *Echo Suppression* section for more information.

The unit of the HDplxDelay hold time delay is a 1-bit interval, making the delay baud-rate dependent. The maximum delay is 15-bit intervals.

## **IrDA** Register

ADDRESS:		0x0E						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	_	_	TxInv	RxInv	MIR	_	SIR	IrDAEn
RESET	0	0	0	0	0	0	0	0

The IrDA allows selection of IrDA SIR and MIR-compliant pulse shaping at the TX and RX interfaces. It also allows inversion of the TX and RX logic, independently of whether IrDA is enabled or not.

### Bits 7 and 6: No Function

Bit 5: TxInv

Set the TxInv bit high to invert the logic at the TX output. This is independent of IrDA operation.

Bit 4: RxInv

Set the RxInv bit high to invert the logic state at the RX input. This is independent of IrDA operation.

Bit 3: MIR

Set the MIR and IrDAEn bits high to select IrDA 1.1 (MIR) with 1/4 period pulse widths.

**Bit 2: No Function** 

Bit 2 must be kept logic 0.

Bit 1: SIR

Set the SIR bit and the IrDAEn bits high to select IrDA 1.0 pulses (SIR) with 3/16th period pulses.

### Bit 0: IrDAEn

Set the IrDAEn bit high so that IrDA-compliant pulses are produced at the TX output and the MAX3107 receiver expects such pulses at its Rx input. If IrDAEn is set to low (default), normal (nonIrDA) pulses are generated and expected at the receiver. IrDAEn must be used in conjunction with the SIR or MIR select bits.

FlowLvI is used for selecting the RxFIFO threshold levels used for software (XON/XOFF) and hardware (RTS/CTS) flow control.

# FlowLvI—Flow Level Register

ADDRESS: MODE:		0x0F R/W						
BIT	7	6	5	4	3	2	1	0
NAME	Resume3	Resume2	Resume1	Resume0	Halt3	Halt2	Halt1	Halt0
RESET	0	0	0	0	0	0	0	0

### Bits 7-4: Resume[7:4]

Resume[7:4] sets the transmit FIFO threshold at which an XON is automatically sent or  $\overline{RTS}/CLKOUT$  is automatically set low. This signals the far-end station to start transmission. The actual threshold level is calculated as 8 times Resume[7:4]. The resulting level is in the range of 0 to 120.

### Bits 3-0: Halt[3:0]

Halt[3:0] sets a receive FIFO threshold level at which an XOFF is automatically sent or  $\overline{\text{RTS}}/\text{CLKOUT}$  is automatically set high, depending on whether auto software or hardware flow control is enabled. This signals the far-end station to halt transmission. The actual threshold level is calculated as 8 times Halt[3:0]. Hence, the selectable threshold granularity is eight. The resulting level is in the range of 0 to 120.

# FIFOTrgLvI—FIFO Interrupt Trigger Level Register

ADDRESS:		0x10						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	RxTrig3	RxTrig2	RxTrig1	RxTrig0	TxTrig3	TxTrig2	TxTrig1	TxTrig0
RESET	1	1	1	1	1	1	1	1

### Bits 7-4: RxTrig[3:0]

These 4 bits allow definition of the receive FIFO threshold level at which an ISR[3] interrupt is generated. This can be used to signal that the receive FIFO is nearing overflow or that a predefined number of FIFO locations are available for being read out in one block.

The actual FIFO trigger level is 8 times RxTrig[7:4], hence, the selectable threshold granularity is eight.

### Bits 3-0: TxTrig[3:0]

These 4 bits allow definition of the transmit FIFO threshold level at which the MAX3107 generates an ISR[4] interrupt. This can be used to manage data flow to the transmit FIFO. For example, if the trigger level is defined near the bottom of the TxFIFO, the host knows that a predefined number of FIFO locations are available for being written to in one block. Alternatively, if the trigger level is set near the top of the FIFO, the host is warned when the transmit FIFO is nearing overflow, if written to on a word-by-word basis.

The actual FIFO trigger level is 8 times TxTrig[3:0], hence, the selectable threshold granularity is eight.

# TxFIFOLvI—Transmit FIFO Level Register

ADDRESS:		0x11						
MODE:		R						
BIT	7	6	5	4	3	2	1	0
NAME	TxFL7	TxFL6	TxFL5	TxFL4	TxFL3	TxFL2	TxFL1	TxFL0
RESET	0	0	0	0	0	0	0	0

### Bits 7-0: TxFL[7:0]

The TxFIFOLvI register represents the current number of words in the transmit FIFO.

# RxFIFOLvI—Receive FIFO Level Register

ADDRESS:		0x12						
MODE:		R						
BIT	7	6	5	4	3	2	1	0
NAME	RxFL7	RxFL6	RxFL5	RxFL4	RxFL3	RxFL2	RxFL1	RxFL0
RESET	0	0	0	0	0	0	0	0

### Bits 7-0: RxFL[7:0]

The RxFIFOLvI register represents the current number of words in the receive FIFO.

# FlowCtrl—Flow Control Register

ADDRESS:		0x13						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	SwFlow3	SwFlow2	SwFlow1	SwFlow0	SwFlowEn	GPIAddr	AutoCTS	AutoRTS
RESET	0	0	0	0	0	0	0	0

## Bits 7-4: SwFlow[3:0]

The SwFlow[3:0] bits configure auto software flow control and/or special character detection in combination with the characters defined in the XON1, XON2, XOFF1 and/or XOFF2 registers. See Table 3.

FlowCtrl[5:4] select which of the XON1, XON2, XOFF1 or/and XOFF2 characters are used for special character detection and/or auto flow control. If auto receiver flow control is enabled through SwFlowEn and FlowCtrl[7:6], the XON and XOFF characters that the MAX3107 receives are filtered out and are not put into the RxFIFO. Set the SwFlowEn bit to 0 and set MODE2[4] to 1 to only enable special character detection. Under these conditions, auto flow transmit flow control is not active.

If both special character detection (MODE2[4]) and auto software flow control (FlowCtrl[3]) are to be enabled, XON1 and XOFF1 define the auto flow control characters, while XON2 and XOFF2 define the special character detection characters.

#### Bit 3: SwFlowEn

The SwFlowEn bit enables auto software flow control. The characters used for auto software flow control are selected in SwFlow[7:4]. If special character detection (MODE2[4] set to 1) is used in addition to auto software flow control, XON1 and XOFF1 are used for flow control, while XON2 and XOFF2 define the special characters.

#### Bit 2: GPIAddr

The GPIAddr bit, when set, enables that the four GPIO\_ inputs are used in conjunction with XOFF2 for the definition of a special character. This can be used, for example, for defining the address of a RS-485 slave device through hardware. The GPIO\_ inputs logic levels, which define the 4 LSBs of the special character, while the 4 MSBs are defined by the XOFF2[7:4] bits. If GPIAddr is set, the contents of the XOFF2[3:0] bits are neglected. In this case, the XOFF2[3:0] bits, when read, also do not reflect the logic on GPIO\_.

### Bit 1: AutoCTS

The AutoCTS bit enables auto CTS flow control by which the transmitter stops and starts sending data depending on the logic state at the CTS input. See the *Auto Hardware Flow Control* section for a description of AutoCTS flow control. Logic changes at the CTS input result in an ISR[7]: CTSInt interrupt. The transmitter must be turned off by setting MODE1[1] to 1 before AutoCTS is enabled.

### Bit 0: AutoRTS

The AutoRTS bit enables auto  $\overline{\text{RTS}}$  flow control by which the MAX3107 sets its  $\overline{\text{RTS}}/\text{CLKOUT}$  output dependent on the receive FIFO fill level. The FIFO thresholds at which  $\overline{\text{RTS}}/\text{CLKOUT}$  changes state are set in FlowLvI. See the *Auto Hardware Flow Control* section for more information.

Table 3. SwFlow[3:0] Truth Table

SwFlow3	SwFlow2	SwFlow1	SwFlow0	
	ER FLOW	CONTROL	TER FLOW /SPECIAL R DETECTION	DESCRIPTION
0	0	0	0	No flow control/no character detection.
0	0	X	X	No receiver flow control.
1	0	X	X	Transmitter generates XON1, XOFF1.
0	1	X	X	Transmitter generates XON2, XOFF2.
1	1	X	X	Transmitter generates XON1, XON2, XOFF1, and XOFF2.
X	X	0	0	No transmitter flow control.
×	X	1	0	Receiver compares XON1 and XOFF1 and controls the transmitter accordingly. XON1 and XOFF1 special character detection.
X	X	0	1	Receiver compares XON2 and XOFF2 and controls the transmitter accordingly. XON2 and XOFF2 special character detection.
Х	X	1	1	Receiver compares XON1, XON2, XOFF1, and XOFF2 and controls the transmitter accordingly. XON1, XON2, XOFF1, and XOFF2 special character detection.

X = Don't care

# **XON1 Register**

ADDRESS:		0x14						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RESET	0	0	0	0	0	0	0	0

The XON1 and XON2 register contents define the XON characters used for auto XON/XOFF flow control and/or the special characters used for special character detection. See details in the FlowCtrl register description.

### Bits 7-0: Bit[7:0]

These bits define the XON1 character if single-character XON auto software flow control is enabled in FlowCntrl[7:4]. If double-character flow control is selected in FlowCntrl[7:4], these bits constitute the LSB of the XON character. If special character detection is enabled in MODE2[4] and auto flow control is not enabled, these bits define a special character. If special character detection and auto software flow control are enabled, XON1 defines the XON flow control character.

# **XON2 Register**

ADDRESS:		0x15						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RESET	0	0	0	0	0	0	0	0

The XON1 and XON2 register contents define the XON characters for auto XON/XOFF flow control and/or the special characters used in special character detection. See details in the FlowCtrl register description.

#### Bits 7-0: Bit[7:0]

These bits define the XON2 character if single-character auto software flow control is enabled in FlowCntrl[7:4]. If double-character flow control is selected in FlowCntrl[7:4], these bits constitute the MSB of the XON character. If special character detection is enabled in MODE2[4], and auto software flow control is not enabled, these bits define a special character. If both special character detection and auto software flow control are enabled (MODE2[4] and FlowCntrl[3]), these bits define a special character.

# **XOFF1** Register

ADDRESS:		0x16						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RESET	0	0	0	0	0	0	0	0

The XOFF1 and XOFF2 register contents define the XOFF characters for auto XON/XOFF flow control and/or the special characters used in special character detection. See details in the FlowCtrl register description.

#### Bits 7-0: Bit[7:0]

These bits define the XOFF1 character if single-character XOFF auto software flow control is enabled in FlowCntrl[7:4]. If double character flow control is selected in FlowCntrl[7:4], these bits constitute the LSB of the XOFF character. If special character detection is enabled in MODE2[4] and auto software flow control is not enabled, these bits define a special character. If special character detection and software flow control are both enabled, XOFF1 defines the XOFF flow control character.

# **XOFF2** Register

ADDRESS: MODE:		0x17 R/W						
BIT	7	6	5	4	3	2	1	0
NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RESET	0	0	0	0	0	0	0	0

The XOFF1 and XOFF2 register contents define the XOFF characters for auto XON/XOFF flow control and/or special characters used in special character detection. See details in the FlowCtrl register description.

## Bits 7-0: Bit[7:0]

These bits define the XOFF2 character if auto software flow control is enabled in FlowCntrl[7:4]. If double-character flow control is selected in FlowCntrl[7:4], these bits constitute the MSB of the XOFF character. If special character detection is enabled in MODE2[4] and auto flow control is not enabled, these bits define a special character. If both special character detection and auto flow control are enabled (MODE2[4] and FlowCntrl[3]), these bits define a special character.

# **GPIOConfg—GPIO Configuration Register**

ADDRESS:		0x18						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	GP30D	GP2OD	GP10D	GP00D	GP3Out	GP2Out	GP1Out	GP0Out
RESET	0	0	0	0	0	0	0	0

The four GPIOs can be configured as inputs or outputs and can be operated in push-pull or open-drain mode. The reference clock has to be active for the GPIOs to work.

#### Bits 7-4: GP[3:0]OD

Set the GP[3:0]OD bits to 1 to configure open-drain output or input operation. If GP[3:0]OD are 0 (default), the GPIO\_are push-pull outputs, if configured as outputs in GPIOConfg[3:0]. If configured as inputs in GPIOConfg[3:0], the GPIO\_ are high-impedance inputs with weak pulldowns.

# Bits 3-0: GP[3:0]Out

The GP[3:0]Out bits configure the GPIO\_ to be inputs or outputs. Set the GP[3:0]Out bits high to configure the associated GPIO\_ as outputs. The GP[3:0]Out bits which are set low, are configured to be inputs.

## **GPIOData—GPIO Data Register**

ADDRESS:		0x19						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	GPI3Dat	GPI2Dat	GPI1Dat	GPI0Dat	GPO3Dat	GPO2Dat	GPO1Dat	GP00Dat
RESET	0	0	0	0	0	0	0	0

# Bits 7-4: GPI[3:0]Dat

The GPI[3:0]Dat bits reflect the logic on GPIO\_ when configured as inputs through GPIOConfg[3:0].

### Bits 3-0: GPO[3:0]Dat

The GPO[3:0]Dat bits allows programming the logic state of the GPIO\_, when these are configured as outputs through GPIOConfg[3:0]. For open-drain operation, pullup resistors are needed on GPIO\_.

# PLLConfig—PLL Configuration Register

ADDRESS:		0x1A						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	PLLFactor1	PLLFactor0	PreDiv5	PreDiv4	PreDiv3	PreDiv2	PreDiv1	PreDiv0
RESET	0	0	0	0	0	0	0	1

### Bits 7 and 6: PLLFactor[1:0]

The two PLLFactor[1:0] bits allow programming the PLL's multiplication factor. The input and output frequencies of the PLL have to be limited to the ranges shown in Table 4. Enable the PLL through CLKSource[2].

### Bits 5-0: PreDiv[5:0]

The six PreDiv[5:0] bits allow programming the divisor of the PLL's predivider. The divisor must be chosen such that the output frequency of the predivider, which equals the PLL's input frequency, is limited to the ranges shown in Table 4. The input frequency of XIN is folk: fpllin = folk/PreDiv (Figure 4). PreDiv is an integer that must be in the range of 1 to 63.




Figure 14. PLL Signal Path

# Table 4. PLLFactor[1:0] Selection Guide

DILEsstand	DI I Fastaro	MULTIPLICATION	fpL	LIN	fR	EF
PLLFactor1	PLLFactor0	FACTOR	MIN	MAX	MIN	MAX
0	0	6	500kHz	800kHz	3MHz	4.8MHz
0	1	48	850kHz	1.2MHz	40.8MHz	56MHz
1	0	96	425kHz	1MHz	40.8MHz	96MHz
1	1	144	390kHz	667kHz	56MHz	96MHz

# **BRGConfig—Baud-Rate Generator Configuration Register**

ADDRESS:		0x1B						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	_	_	4xMode	2xMode	FRACT3	FRACT2	FRACT1	FRACT0
RESET	0	0	0	0	0	0	0	0

#### Bits 7 and 6: No Function

#### Bit 5: 4xMode

When the 4xMode bit is set high, the MAX3107 baud rate is quadruple the regular (16x sampling) baud rate. The 2xMode bit should be set low if 4xMode is enabled. See the 2x and 4x Rate Modes section for more information.

#### Bit 4: 2xMode

When the 2xMode bit is set high, the MAX3107 baud rate is double the regular (16x sampling) baud rate. See the 2x and 4x Rate Modes section for a detailed description.

#### Bits 3-0: FRACT[3:0]

This is the fractional portion of the baud-rate generator divisor. Set FRACT[3:0] to zero if not used. See the *Fractional Baud-Rate Generator* section for calculations.

# **DIVLSB—Baud-Rate Generator LSB Divisor Register**

ADDRESS:		0x1C						
MODE:		R/W						
BIT	7	6	5	4	3	2	1	0
NAME	Div7	Div6	Div5	Div4	Div3	Div2	Div1	Div0
RESET	0	0	0	0	0	0	0	1

DIVLSB and DIVMSB define the baud-rate generator integer divisors. The minimum value is 1. See the *Fractional Baud Rate Generator* section for more information.

### Bits 7-0: Div[7:0]

Div[7:0] are the 8 LSBs of the integer divisor portion (DIV) of the baud-rate generator.

# **DIVMSB—Baud-Rate Generator MSB Divisor Register**

ADDRESS:		0x1D							
MODE:		R/W							
BIT	7	6	5	4	3	2	1	0	
NAME	Div15	Div14	Div13	Div12	Div11	Div10	Div9	Div8	
RESET	0	0	0	0	0	0	0	0	

# Bits 7-0: Div[15:8]

Div[15:8] is the MSB portion of the integer divisor (DIV).

# **CLKSource—Clock Source Register**

ADDRESS:		0x1E							
MODE:		R/W							
BIT	7	6	5	4	3	2	1	0	
NAME	CLKtoRTS	_	_	ClockEn	PLLBypass	PLLEn	CrystalEn	_	
RESET	0	0	0	0	1	0	0	0	

#### Bit 7: CLKtoRTS

Set the CLKtoRTS bit to 1 to route the baud-rate generator (16x baud rate) output clock to RTS/CLKOUT. The clock frequency is a factor of 16x, 8x, or 4x of the baud rate, depending on the BRGConfig[5:4] settings.

#### Bits 6 and 5: No Function

#### Bit 4: ClockEn

Set the ClockEn bit high to enable an external clocking (crystal or clock generator at XIN). Set the ClockEn bit to 0 to disable clocking.

### Bit 3: PLLBypass

Set the PLLBypass bit high to enable bypassing the internal PLL and predivider.

#### Bit 2: PLLEn

Set the PLLEn bit high to enable the internal PLL. If PLLEn is set low, the internal PLL is disabled.

# Bit 1: CrystalEn

Set the CrystalEn bit high to enable the crystal oscillator. When using an external clock source at XIN, CrystalEn must be set low.

### Bit 0: No Function

Always keep Bit 0 at logic 0.

# **RevID—Revision Identification Register**

ADDRESS:		0x1F R							
MODE:									
BIT	7	6	5	4	3	2	1	0	
NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
RESET	1	0	1	0	0	0	0	1	

#### Bit 7-0: Bit[7:0]

The RevID register indicates the revision number of the MAX3107 silicon, starting with 0xA1. This can be used during software development.

# **Serial Controller Interface**

The MAX3107 can be controlled through SPI or  $I^2C$  as defined by the logic on  $\overline{I2C}/SPI$ . See the *Pin Configurations* for further details.

#### **SPI** Interface

The SPI supports both single-cycle and burst-read/write access. The SPI master must generate clock and data signals in SPI MODE0 (i.e., with clock polarity CPOL = 0 and clock phase CPHA = 0).

### SPI Single-Cycle Access

Figure 15 shows a single-cycle read and Figure 16 shows a single-cycle write.

#### SPI Burst Access

Burst access allows writing and reading in one block by only defining the initial register address in the SPI command byte. Multiple characters can be loaded into the transmit FIFO by using the THR (0x00) as the initial burst read address. Similarly, multiple characters can be read out of the receiver FIFO by using the RHR (0x00) as the SPI's burst read address. If the SPI burst address is different to 0x00, the MAX3107 automatically increments

the register address after each SPI data byte. Efficient programming of multiple consecutive registers is thus possible. Chip select,  $\overline{\text{CS}}/\text{A0}$ , must be kept low during the whole cycle. The SCLK/SCL clock continues clocking throughout the burst access cycle. The burst cycle ends when the SPI master pulls  $\overline{\text{CS}}/\text{A0}$  high.

For example, writing 128 bytes into the TxFIFO can be achieved by a burst write access through the following sequence:

- Pull CS/A0 low
- · Send SPI write command
- Send 128 byes
- Release CS/A0

This takes a total of (1 + 128) x 8 clock cycles.

### I<sup>2</sup>C Interface

The MAX3107 contains an I<sup>2</sup>C-compatible interface for data communication with a host processor (SCL and SDA). The interface supports a clock frequency up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.




Figure 15. SPI Single-Cycle Read




Figure 16. SPI Single-Cycle Write




Figure 17. I<sup>2</sup>C START, STOP, and Repeated START Conditions

# Table 5. I<sup>2</sup>C Address Map

DIN/A1	CS/A0	READ/ WRITE	I <sup>2</sup> C ADDRESS
0	0	W	0x58
U		R	0x59
0	1	W	0x5A
U		R	0x5B
4	0	W	0x5C
I		R	0x5D
4	1	W	0x5E
		R	0x5F

### START, STOP, and Repeated START Conditions

When writing to the MAX3107 using I<sup>2</sup>C, the master sends a START condition (S) followed by the MAX3107 I<sup>2</sup>C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a repeated START condition (Sr) to communicate to another I<sup>2</sup>C slave. See Figure 17.

### Slave Address

The MAX3107 includes a 7-bit slave address. The first 5 bits (MSBs) of the slave address are factory-programmed and always 01011. These slave addresses are unique device IDs. Connect A1, A0 to ground or V<sub>L</sub> to set the I<sup>2</sup>C slave address (Table 5). The address is defined as the 7 MSBs followed by the read/write bit. Set the read/write bit to 1 to configure the MAX3107 to read mode. Set the read/write bit to 0 to configure the MAX3107 to write

mode. The address is the first byte of information sent to the MAX3107 after the START condition.

#### Bit Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the *START*, *STOP*, and *Repeated START Conditions* section). Both SDA and SCL remain high when the bus is not active.

# Single-Byte Write

With this operation the master sends an address and 1 or 2 data bytes to the slave device (Figure 18). The write byte procedure is as follows:

- 1) The master sends a START condition.
- 2) The master sends the 7-bit slave ID plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The active slave asserts an ACK on the data line only if the address is valid (NACK if not).
- 6) The master sends the 8-bit data byte.
- 7) The slave asserts an ACK on the data line.
- 8) The master generates a STOP condition.

### **Burst Write**

With this operation the master sends an address and multiple data bytes to the slave device (Figure 19). The burst write procedure is as follows:

1) The master sends a START condition.




Figure 18. Write Byte Sequence




Figure 19. Burst Write Sequence




Figure 20. Read Byte Sequence

- 2) The master sends the 7-bit slave ID plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NACK if not).
- 6) The master sends 8 bits of data.
- 7) The slave asserts an ACK on the data line.
- 8) Repeat steps 6 and 7 N 1 times.
- 9) The master generates a STOP condition.

# Single-Byte Read

With this operation the master sends an address and receives 1 or 2 data bytes from the slave device (Figure 20). The read byte procedure is as follows:

- 1) The master sends a START condition.
- 2) The master sends the 7-bit slave ID plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The active slave asserts an ACK on the data line only if the address is valid (NACK if not).
- 6) The master sends a repeated START (Sr).




Figure 21. Burst Read Sequence




Figure 22. Acknowledge

- 7) The master sends the 7-bit slave ID plus a read bit (high).
- 8) The addressed slave asserts an ACK on the data line.
- 9) The slave sends 8 data bits.
- 10) The master asserts a NACK on the data line.
- 11) The master generates a STOP condition.

### **Burst Read**

With this operation the master sends an address and receives multiple data bytes from the slave device (Figure 21). The burst read procedure is as follows:

- 1) The master sends a START condition.
- 2) The master sends the 7-bit slave ID plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NACK if not).
- 6) The master sends a repeated START condition.

- 7) The master sends the 7-bit slave ID plus a read bit (high). 8) The slave asserts an ACK on the data line.
- 9) The slave sends 8 bits of data.
- 10) The master asserts an ACK on the data line.
- 11) Repeat steps 9 and 10 N 1 times.
- 12) The master generates a STOP condition.

### Acknowledge

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX3107 generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the 9th clock pulse and keep it low during the high period of the 9th clock pulse (see Figure 22). To generate a NACK, leave SDA high before the rising edge of the 9th clock pulse and keep it high for the duration of the 9th clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.

# Applications Information

### Startup and Initialization

The MAX3107 can be initialized following power-up or a hardware or software reset as shown in Figure 23. To verify that the MAX3107 is ready for operation after a power-up or reset, check the  $\overline{\mbox{IRQ}}$  output if interrupt driven operation is employed.

In polled mode, repeatedly read a known register until the expected contents are returned. Note that the contents of the RevID change if new revisions of the product are released. If reading RevID, it is recommended to only check for the most significant 4 bits: Ah.




Figure 23. Startup and Initialization Flowchart

### **Low-Power Operation**

To reduce the power consumption during normal operation, the following techniques can be adopted:

- Do not use the internal PLL. This saves the most power
  of the options listed here. Disable and bypass the PLL.
  With the PLL enabled, the current to the VA supply is
  in the range of a few mA (depending on clock and
  multiplication factor), while it drops to below 1mA if
  disabled.
- Keep the internal clock rates as low as possible.
- Use low voltage on the VA supply.
- Use an external 1.8V supply. This saves the power dissipated in the internal 1.8V linear regulator for the 1.8V logic supply. Connect the external 1.8V supply to V<sub>18</sub> and disable the internal regulator by connecting LDOEN to DGND.

## **Interrupts and Polling**

The host controller can manage and control the MAX3107 through polling and/or through interrupts. In polled mode, the  $\overline{IRQ}$  physical interrupt output is not used and the host controller polls the ISR register at frequent intervals to establish the state of the MAX3107.

Alternatively, the MAX3107's physical  $\overline{IRQ}$  interrupt can be used to interrupt the host controller at specified events, making polling unnecessary. The  $\overline{IRQ}$  output is an open-drain output that requires a pullup resistor to V<sub>L</sub>.

#### **Logic-Level Translation**

The MAX3107 can be directly connected to transceivers and controllers that have different supply voltages. The VL input defines the logic voltage levels of the controller interface while the VEXT voltage defines the logic of the transceiver interface. This ensures flexibility when selecting a controller and transceiver. Figure 24 is an example of a setup when the controller, transceiver, and the MAX3107 are powered by three different supplies.




Figure 24. Logic-Level Translation




Figure 25. Connector Sharing with a USB Transceiver

#### **Connector Pin Sharing**

The TX and RTS/CLKOUT outputs can be programmed to be high impedance. This can be used in cases where the MAX3107 shares a common connector with other communication devices. Set the output of the MAX3107 to high impedance when the other communication devices are active. Program MODE1[2]: TxHiZ high to set TX to a high-impedance state. Program MODE1[3]: RTSHiZ high to set RTS/CLKOUT to a high-impedance state. Figure 25 shows an example of connector sharing with a USB transceiver.

## RS-232 5x3 Application

The four GPIOs can be used to implement the other flow-control signals defined in ITU V.24. Figure 26 shows how the GPIOs create the DSR, DTR, DCD, and RI signals found on some RS-232/V.28 interfaces.

Set FlowCtrl[1:0] high to enable auto hardware RTS/CTS flow control.

# Typical Application Circuit

Figure 27 shows the MAX3107 being used in a half-duplex RS-485 application. The microcontroller, the RS-485 transceiver, and the MAX3107 are powered by 3.3V. SPI is used as the controller's communication interface.

The MAX14840 receiver is continually enabled so that echoing occurs. Enable auto echo suppression in the MAX3107 UART by setting MODE2[7]: EchoSuprs to 1.

Set MODE1[4]: TranscvCtrl high to enable auto transceiver direction control to automatically control the DE input of the transceiver.

\_Chip Information

PROCESS: BICMOS




Figure 26. RS-232 Application





Figure 27. RS-485 Half-Duplex Application

# **Functional Diagram**



# Package Information

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
24 SSOP	A24+1	<u>21-0056</u>	<u>90-0110</u>
24 TQFN-EP	T243A3+1	21-0188	90-0122

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/09	Initial release	_
1 4/10		Changed the maximum number for the "External Clock Frequency" specification from 30MHz to 35MHz in the AC Electrical Characteristics table	8
		Replaced the text in the SPI Burst Access section	44
2	4/10	Increased the maximum V <sub>IL</sub> specification for the XIN Clock Input in the <i>Electrical Characteristics</i> from 0.2V to 0.3V.	8
3	8/11	Removed internal oscillator and updated register information; V18 capacitor increased to 1µF; keep supplies powered during shutdown	1, 2, 6, 8, 11–18, 22, 24, 27, 30, 32, 35, 41, 43, 48–51

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.