

12 LVPECL Output, High-Performance Clock Buffer

Check for Samples: CDCLVP1212

FEATURES

- 2:12 Differential Buffer
- Selectable Clock Inputs Through Control Pin
- Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL
- 12 LVPECL Outputs
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 88 mA
- Very Low Additive Jitter: <100 fs,rms in 10-kHz to 20-MHz Offset Range
- 2.375-V to 3.6-V Device Power Supply
- Maximum Propagation Delay: 550 ps
- Maximum Output Skew: 25 ps
- LVPECL Reference Voltage, V_{AC_REF}, Available for Capacitive-Coupled Inputs
- Industrial Temperature Range: –40°C to +85°C
- ESD Protection Exceeds 2 kV (HBM)
- Available in 6-mm × 6-mm QFN-40 (RHA) Package

APPLICATIONS

- Wireless Communications
- Telecommunications/Networking
- Medical Imaging
- Test and Measurement Equipment


DESCRIPTION

The CDCLVP1212 is a highly versatile, low additive jitter buffer that can generate 12 copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1212 features an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured solely through a control pin. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 25 ps, making the device a perfect choice for use in demanding applications.

The CDCLVP1212 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to 12 pairs of differential LVPECL clock outputs (OUT0, OUT11) with minimum skew for clock distribution. The CDCLVP1212 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.

The CDCLVP1212 is specifically designed for driving $50\text{-}\Omega$ transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (V_{AC_REF}) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.

The CDCLVP1212 is packaged in a small 40-pin, 6-mm x 6-mm QFN package and is characterized for operation from -40°C to +85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS(1)

T _A	PACKAGED DEVICES	FEATURES
40°C to 105°C	CDCLVP1212RHAT	40-pin QFN (RHA) package, small tape and reel
-40°C to +85°C	CDCLVP1212RHAR	40-pin QFN (RHA) package, tape and reel

⁽¹⁾ For the most current specifications and package information, see the Package Option Addendum located at the end of this data sheet or refer to our web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

		CDCLVP1212	UNIT
V _{CC}	Supply voltage range (2)	-0.5 to 4.6	V
V _{IN}	Input voltage range (3)	-0.5 to V _{CC} +0.5	V
V _{OUT}	Output voltage range (3)	–0.5 to V _{CC} +0.5	V
I _{IN}	Input current	20	mA
I _{OUT}	Output current	50	mA
T _A	Specified free-air temperature range (no airflow)	-40 to +85	°C
T _{STG}	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature	+125	°C
ESD	Electrostatic discharge (HBM)	2	kV

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted).

		C	CDCLVP1212		
	PARAMETER	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage	2.375	2.50/3.30	3.60	V
T _A	Ambient temperature	-40		+85	°C

PACKAGE DISSIPATION RATINGS(1) (2)

			VALUE	
	PARAMETER	TEST CONDITIONS	4 × 4 VIAS ON PAD	UNIT
		0 LFM	36.1	°C/W
θ_{JA}	Thermal resistance, junction-to-ambient	150 LFM	30.2	°C/W
		400 LFM	28.2	°C/W
θ_{JP} (3)	Thermal resistance, junction-to-pad		3.58	°C/W

⁽¹⁾ The package thermal resistance is calculated in accordance with JESD 51 and JEDEC 2S2P (high-K board).

Submit Documentation Feedback

⁽²⁾ All supply voltages must be supplied simultaneously.

⁽³⁾ The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽²⁾ Connected to GND with 16 thermal vias (0.3-mm diameter).

⁽³⁾ θ_{JP} (junction-to-pad) is used for the QFN package, because the primary heat flow is from the junction to the GND pad of the QFN package.



ELECTRICAL CHARACTERISTICS: LVCMOS Input⁽¹⁾

At V_{CC} = 2.375 V to 3.6 V and T_A = -40°C to +85°C (unless otherwise noted).

			CD	CLVP1212		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{IN}	Input frequency				200	MHz
V _{th}	Input threshold voltage	External threshold voltage applied to complementary input	1.1		1.8	V
V _{IH}	Input high voltage		$V_{th} + 0.1$		V_{CC}	V
V _{IL}	Input low voltage		0		$V_{th} - 0.1$	V
I _{IH}	Input high current	$V_{CC} = 3.6 \text{ V}, V_{IH} = 3.6 \text{ V}$			40	μA
I _{IL}	Input low current	$V_{CC} = 3.6 \text{ V}, V_{IL} = 0 \text{ V}$			-40	μΑ
ΔV/ΔΤ	Input edge rate	20% to 80%	1.5			V/ns
I _{CAP}	Input capacitance			5		pF

⁽¹⁾ Figure 3 and Figure 4 show dc test setup.

ELECTRICAL CHARACTERISTICS: Differential Input⁽¹⁾

At V_{CC} = 2.375 V to 3.6 V and T_A = -40°C to +85°C (unless otherwise noted).

			CD	CLVP1212		
	PARAMETER	TEST CONDITIONS	MIN TYP		MAX	UNIT
f _{IN}	Input frequency	Clock input			2000	MHz
	Differential in out and a selection in	f _{IN} ≤ 1.5 GHz	0.1		1.5	V
V _{IN, DIFF, PP}	Differential input peak-peak voltage	1.5 GHz ≤ f _{IN} ≤ 2 GHz	0.2		1.5	V
V _{ICM}	Input common-mode level		1.0		V _{CC} - 0.3	V
I _{IH}	Input high current	$V_{CC} = 3.6 \text{ V}, V_{IH} = 3.6 \text{ V}$			40	μΑ
I _{IL}	Input low current	V _{CC} = 3.6 V, V _{IL} = 0 V			-40	μΑ
ΔV/ΔΤ	Input edge rate	20% to 80%	1.5			V/ns
I _{CAP}	Input capacitance			5		pF

⁽¹⁾ Figure 5 and Figure 6 show dc test setup. Figure 7 shows ac test setup.



ELECTRICAL CHARACTERISTICS: LVPECL Output⁽¹⁾

At V_{CC} = 2.375 V to 2.625 V and T_A = -40°C to +85°C (unless otherwise noted).

			CD	CLVP1212		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	Output high voltage		V _{CC} – 1.26		V _{CC} - 0.9	V
V _{OL}	Output low voltage		V _{CC} – 1.7		V _{CC} - 1.3	V
V _{OUT, DIFF, PP}	Differential output peak-peak voltage	f _{IN} ≤ 2 GHz	0.5		1.35	V
V _{AC_REF}	Input bias voltage ⁽²⁾	I _{AC_REF} = 2 mA	V _{CC} – 1.6		V _{CC} - 1.1	V
	Propagation dolay	$V_{IN, DIFF, PP} = 0.1V$			550	ps
t _{PD}	Propagation delay	V _{IN, DIFF, PP} = 0.3V			550	ps
t _{SK,PP}	Part-to-part skew				150	ps
t _{SK,O}	Output skew				25	ps
t _{SK,P}	Pulse skew (with 50% duty cycle input)	Crossing-point-to-crossing-point distortion, f _{OUT} = 100 MHz	-50		50	ps
		f_{OUT} = 100 MHz, $V_{IN,SE}$ = V_{CC} , V_{th} = 1.25 V, 10 kHz to 20 MHz		0.11		ps, RMS
	Random additive jitter (with 50% duty cycle input)	f _{OUT} = 100 MHz, V _{IN,SE} = 0.9 V, V _{th} = 1.1 V, 10 kHz to 20 MHz		0.128		ps, RMS
t _{RJIT}		f _{OUT} = 2 GHz, V _{IN,DIFF,PP} = 0.2 V, V _{ICM} = 1 V, 10 kHz to 20 MHz		0.053		ps, RMS
		f _{OUT} = 100 MHz, V _{IN,DIFF,PP} = 0.15 V, V _{ICM} = 1 V, 10 kHz to 20 MHz		0.093		ps, RMS
		f_{OUT} = 100 MHz, $V_{IN,DIFF,PP}$ = 1 V, V_{ICM} = 1 V, 10 kHz to 20 MHz		0.092		ps, RMS
t _R /t _F	Output rise/fall time	20% to 80%			200	ps
I _{EE}	Supply internal current	Outputs unterminated			88	mA
I _{CC}	Output and internal supply current	All outputs terminated, 50 Ω to V_{CC} – 2			468	mA

 ⁽¹⁾ Figure 8 and Figure 9 show dc and ac test setup.
 (2) Internally generated bias voltage (V_{AC_REF}) is for 3.3-V operation only. It is recommended to apply externally generated bias voltage for V_{CC} < 3.0 V.



ELECTRICAL CHARACTERISTICS: LVPECL Output⁽¹⁾


At V_{CC} = 3.0 V to 3.6 V and T_A = -40°C to +85°C (unless otherwise noted).

			CD	CLVP1212		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	Output high voltage		V _{CC} – 1.26		$V_{CC} - 0.9$	V
V_{OL}	Output low voltage		V _{CC} - 1.7		V _{CC} – 1.3	V
V _{OUT, DIFF, PP}	Differential output peak-peak voltage	f _{IN} ≤ 2 GHz	0.65		1.35	V
V _{AC_REF}	Input bias voltage	I _{AC_REF} = 2 mA	V _{CC} – 1.6		V _{CC} - 1.1	V
	Drangation delay	$V_{IN, DIFF, PP} = 0.1V$			550	ps
t _{PD}	Propagation delay	V _{IN, DIFF, PP} = 0.3V			550	ps
$t_{SK,PP}$	Part-to-part skew				150	ps
t _{SK,O}	Output skew				25	ps
t _{SK,P}	Pulse skew (with 50% duty cycle input)	Crossing-point-to-crossing-point distortion, $f_{OUT} = 100 \text{ MHz}$	-50		50	ps
		$f_{OUT} = 100 \text{ MHz}, V_{IN,SE} = V_{CC}, V_{th} = 1.65 \text{ V},$ $10 \text{ kHz to } 20 \text{ MHz}$		0.101		ps, RMS
	Random additive jitter (with 50% duty cycle input)	$f_{OUT} = 100 \text{ MHz}, V_{IN,SE} = 0.9 \text{ V}, V_{th} = 1.1 \text{ V}, 10 \text{ kHz to } 20 \text{ MHz}$		0.130		ps, RMS
t _{RJIT}		f _{OUT} = 2 GHz, V _{IN,DIFF,PP} = 0.2 V, V _{ICM} = 1 V, 10 kHz to 20 MHz		0.069		ps, RMS
		f _{OUT} = 100 MHz, V _{IN,DIFF,PP} = 0.15 V, V _{ICM} = 1 V, 10 kHz to 20 MHz		0.094		ps, RMS
		f _{OUT} = 100 MHz, V _{IN,DIFF,PP} = 1 V, V _{ICM} = 1 V, 10 kHz to 20 MHz		0.094		ps, RMS
t_R/t_F	Output rise/fall time	20% to 80%			200	ps
I _{EE}	Supply internal current	Outputs unterminated			88	mA
I _{CC}	Output and internal supply current	All outputs terminated, 50 Ω to V_{CC} – 2			468	mA

⁽¹⁾ Figure 8 and Figure 9 show dc and ac test setup.



PIN CONFIGURATION



(1) Thermal pad must be soldered to ground.



PIN DESCRIPTIONS

CDCLVP1212 Pin Descriptions

TERMINAL	TERMINAL		PULL-UP/	VI 1212 I III Descriptions
NAME	NO.	TYPE	PULLDOWN	DESCRIPTION
V _{cc}	5, 6, 11, 20, 31, 40	Power	_	2.5-V/3.3-V supplies for the device
GND	21, 30	Ground	_	Device grounds
INP0, INN0	9, 8	Input	_	Differential input pair or single-ended input. Unused input pair can be left floating.
INP1, INN1	2, 3	Input	_	Redundant differential input pair or single-ended input. Unused input pair can be left floating.
OUTP11, OUTN11	38, 39	Output	_	Differential LVPECL output pair no. 11. Unused output pair can be left floating.
OUTP10, OUTN10	36, 37	Output	_	Differential LVPECL output pair no. 10. Unused output pair can be left floating.
OUTP9, OUTN9	34, 35	Output	_	Differential LVPECL output pair no. 9. Unused output pair can be left floating.
OUTP8, OUTN8	32, 33	Output	_	Differential LVPECL output pair no. 8. Unused output pair can be left floating.
OUTP7, OUTN7	28, 29	Output	_	Differential LVPECL output pair no. 7. Unused output pair can be left floating.
OUTP6, OUTN6	26, 27	Output	_	Differential LVPECL output pair no. 6. Unused output pair can be left floating.
OUTP5, OUTN5	24, 25	Output	_	Differential LVPECL output pair no. 5. Unused output pair can be left floating.
OUTP4, OUTN4	22, 23	Output	_	Differential LVPECL output pair no. 4. Unused output pair can be left floating.
OUTP3, OUTN3	18, 19	Output	_	Differential LVPECL output pair no. 3. Unused output pair can be left floating.
OUTP2, OUTN2	16, 17	Output	_	Differential LVPECL output pair no. 2. Unused output pair can be left floating.
OUTP1, OUTN1	14, 15	Output	_	Differential LVPECL output pair no. 1. Unused output pair can be left floating.
OUTP0 OUTN0	12, 13	Output	_	Differential LVPECL output pair no. 0. Unused output pair can be left floating.
IN_SEL	1	Input	Pulldown (see Table 1)	MUX select input for input choice (see Table 2)
V_{AC_REF}	7	Output	_	Bias voltage output for capacitive coupled inputs. Do not use V_{AC_REF} at $V_{CC} < 3.0 \text{ V}$. If used, it is recommended to use a 0.1- μ F capacitor to GND on this pin. The output current is limited to 2 mA.
NC	4, 10	_	_	Do not connect

Table 1. Pin Characteristics

	PARAMETER	MIN	TYP	MAX	UNITS
R _{PULLDOWN}	Input pulldown resistor		150		kΩ

Table 2. Input Selection Table

IN_SEL	ACTIVE CLOCK INPUT
0	INP0, INN0
1	INP1, INN1



TYPICAL CHARACTERISTICS

At $T_A = -40^{\circ}$ C to +85°C (unless otherwise noted).

DIFFERENTIAL OUTPUT PEAK-TO-PEAK VOLTAGE vs FREQUENCY




Figure 1.

DIFFERENTIAL OUTPUT PEAK-TO-PEAK VOLTAGE vs FREQUENCY




Figure 2.

Submit Documentation Feedback



TEST CONFIGURATIONS

This section describes the function of each block for the CDCLVP1212. Figure 3 through Figure 9 illustrate how the device should be set up for a variety of test configurations.




Figure 3. DC-Coupled LVCMOS Input During Device Test




Figure 4. V_{th} Variation over LVCMOS Levels




Figure 5. DC-Coupled LVPECL Input During Device Test






Figure 6. DC-Coupled LVDS Input During Device Test




Figure 7. AC-Coupled Differential Input to Device




Figure 8. LVPECL Output DC Configuration During Device Test




Figure 9. LVPECL Output AC Configuration During Device Test



Figure 10 shows the output voltage and rise/fall time. Output and part-to-part skew are shown in Figure 11.





Figure 10. Output Voltage and Rise/Fall Time



- (1) Output skew is calculated as the greater of the following: As the difference between the fastest and the slowest t_{PLHn} (n = 0, 1, 2....11), or as the difference between the fastest and the slowest t_{PHLn} (n = 0, 1, 2....11).
- (2) Part-to-part skew is calculated as the greater of the following: As the difference between the fastest and the slowest t_{PLHn} (n = 0, 1, 2....11) across multiple devices, or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1, 2....11) across multiple devices.

Figure 11. Output and Part-to-Part Skew



APPLICATION INFORMATION

Thermal Management

Power consumption of the CDCLVP1212 can be high enough to require attention to thermal management. For reliability and performance reasons, the die temperature should be limited to a maximum of +125°C. That is, as an estimate, ambient temperature (T_A) plus device power consumption times θ_{JA} should not exceed +125°C.

The device package has an exposed pad that provides the primary heat removal path to the printed circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package. Figure 12 shows a recommended land and via pattern.




Figure 12. Recommended PCB Layout

Power-Supply Filtering

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter/phase noise is very critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and should have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed very close to the power-supply pins and laid out with short loops to minimize inductance. It is recommended to add as many high-frequency (for example, 0.1-µF) bypass capacitors as there are supply pins in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with very low dc resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.



Figure 13 illustrates this recommended power-supply decoupling method.






Figure 13. Power-Supply Decoupling

LVPECL Output Termination

The CDCLVP1212 is an open emitter for LVPECL outputs. Therefore, proper biasing and termination are required to ensure correct operation of the device and to minimize signal integrity. The proper termination for LVPECL outputs is a 50 Ω to (V_{CC} –2) V, but this dc voltage is not readily available on PCB. Therefore, a Thevenin equivalent circuit is worked out for the LVPECL termination in both direct-coupled (dc) and ac-coupled configurations. These configurations are shown in Figure 14a and b for V_{CC} = 2.5 V and Figure 15a and b for V_{CC} = 3.3 V, respectively. It is recommended to place all resistive components close to either the driver end or the receiver end. If the supply voltage for the driver and receiver is different, ac coupling is required.




(a) Output DC Termination



(b) Output AC Termination

Figure 14. LVPECL Output DC and AC Termination for $V_{CC} = 2.5 \text{ V}$








Figure 15. LVPECL Output DC and AC Termination for $V_{CC} = 3.3 \text{ V}$

Input Termination

The CDCLVP1212 inputs can be interfaced with LVPECL, LVDS, or LVCMOS drivers. Figure 16 illustrates how to dc couple an LVCMOS input to the CDCLVP1212. The series resistance (R_S) should be placed close to the LVCMOS driver; its value is calculated as the difference between the transmission line impedance and the driver output impedance.




Figure 16. DC-Coupled LVCMOS Input to CDCLVP1212



Figure 17 shows how to dc couple LVDS inputs to the CDCLVP1212. Figure 18 and Figure 19 describe the method of dc coupling LVPECL inputs to the CDCLVP1212 for V_{CC} = 2.5 V and V_{CC} = 3.3 V, respectively.




Figure 17. DC-Coupled LVDS Inputs to CDCLVP1212




Figure 18. DC-Coupled LVPECL Inputs to CDCLVP1212 ($V_{CC} = 2.5 \text{ V}$)




Figure 19. DC-Coupled LVPECL Inputs to CDCLVP1212 ($V_{CC} = 3.3 \text{ V}$)



Figure 20 and Figure 21 show the technique of ac coupling differential inputs to the CDCLVP1212 for V_{CC} = 2.5 V and V_{CC} = 3.3 V, respectively. It is recommended to place all resistive components close to either the driver end or the receiver end. If the supply voltages of the driver and receiver are different, ac coupling is required.




Figure 20. AC-Coupled Differential Inputs to CDCLVP1212 ($V_{CC} = 2.5 \text{ V}$)




Figure 21. AC-Coupled Differential Inputs to CDCLVP1212 ($V_{CC} = 3.3 \text{ V}$)

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Original (May, 2010) to Revision B	Page
•	Corrected V _{IL} parameter description in <i>Electrical Characteristics</i> table for LVCMOS inputs	3
•	Added footnote (2) to Electrical Characteristics table for LVPECL Output, $V_{CC} = 2.375 \text{ V}$ to 2.625 V	4
•	Revised description of pin 7	7
•	Changed resistor values in Figure 14	
<u>.</u>	Changed resistor values in Figure 18	15
CI	nanges from Original (August, 2009) to Revision A	Page
•	Corrected package designators in orderable device names in Available Options table	<u>2</u>
•	Changed description of INP1, INP0 and INN1, INN0 pins in Pin Descriptions table	7
•	Changed descriptions of all output pins in <i>Pin Descriptions</i> table	7

Submit Documentation Feedback





vw.ti.com 31-Aug-2011

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
CDCLVP1212RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
CDCLVP1212RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 16-Feb-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	,	J			(mm)	W1 (mm)	,	` ,	` ,	` ,	` ,	
CDCLVP1212RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2
CDCLVP1212RHAT	VQFN	RHA	40	250	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2

www.ti.com 16-Feb-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCLVP1212RHAR	VQFN	RHA	40	2500	336.6	336.6	28.6
CDCLVP1212RHAT	VQFN	RHA	40	250	336.6	336.6	28.6



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Package complies to JEDEC MO-220 variation VJJD-2.



RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-4/Q 05/12

NOTES: A. All linear dimensions are in millimeters



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

Automotive and Transportation www.ti.com/automotive

e2e.ti.com

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

		•	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Products

Audio

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti.com/audio

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated