

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE

Check for Samples: CDCVF2509A


FEATURES

- Designed to Meet and Exceed PC133 SDRAM Registered DIMM Specification Rev. 1.1
- Spread Spectrum Clock Compatible
- Operating Frequency 20 MHz to 175 MHz
- Static Phase Error Distribution at 66 MHz to 166 MHz Is ±125 ps
- Jitter (cyc cyc) at 60 MHz to 175 MHz Is
 Typ = 65 ps
- Advanced Deep Submicron Process Results in More Than 40% Lower Power Consumption Versus Current Generation PC133 Devices
- Auto Frequency Detection to Disable Device (Power-Down Mode)
- Available in Plastic 24-Pin TSSOP
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input

- 25-Ω On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3 V

APPLICATIONS

- DRAM Applications
- PLL Based Clock Distributors
- Non-PLL Clock Buffer



DESCRIPTION

The CDCVF2509A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDCVF2509A operates at a 3.3-V V_{CC} . It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state. The device automatically goes into power-down mode when no input signal (< 1 MHz) is applied to CLK; the outputs go into a low state.

Unlike many products containing PLLs, the CDCVF2509A does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION CONTINUED

For application information, see application reports *High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516* (SLMA003) and *Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC)* (SCAA039).

The CDCVF2509A is characterized for operation from 0°C to 85°C.

Because it is based on PLL circuitry, the CDCVF2509A requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed by strapping AV_{CC} to ground to use as a simple clock buffer.


FUNCTION TABLE

| | Inputs | | Out | PLL | |
|-------------|--------|-------------|------------------|------------------|----------------|
| AVCC | 1G/2G | CLK | 1Y/2Y | FBOUT | |
| GND | L | Signal | L | Signal (delayed) | Bypassed / Off |
| GND | Н | Signal | Signal (delayed) | Signal (delayed) | Bypassed / Off |
| 3.3 V (nom) | L | CLK > 1 MHz | L | CLK (in phase) | On |
| 3.3 V (nom) | Н | CLK > 1 MHz | CLK (in phase) | CLK (in phase) | On |
| 3.3 V (nom) | Х | CLK < 1 MHz | L | L | Off |

Submit Documentation Feedback



FUNCTIONAL BLOCK DIAGRAM



AVAILABLE OPTIONS

| T | PACKAGE |
|-------------|--------------------|
| IA | SMALL OUTLINE (PW) |
| 000 +- 0500 | CDCVF2509APWR |
| 0°C to 85°C | CDCVF2509APW |

PACKAGE THERMAL RESISTANCE(1)

| | CDCVF2500ADW 24 DIN TS | Ti | UNIT | | | | |
|-----------------|------------------------------|----|------|-----|-----|-----|------|
| | CDCVF2509APW 24-PIN TSSOP | | | 150 | 250 | 500 | UNII |
| $R_{\theta JA}$ | R _{θJA} High K | | | 83 | 81 | 77 | °C/W |
| $R_{\theta JC}$ | R _{eJC} High K 26.5 | | | | | | C/VV |

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).



Pin Functions

| PIN | | | PEGGDIPTION |
|------------------|----------------|--------|---|
| NAME | NO. | TYPE | DESCRIPTION |
| CLK | 24 | I | Clock input. CLK provides the clock signal to be distributed by the CDCVF2509A clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal. |
| FBIN | 13 | I | Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN. |
| 1G | 11 | I | Output bank enable. 1G is the output enable for outputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:4) are enabled and switch at the same frequency as CLK. |
| 2G | 14 | I | Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK. |
| FBOUT | 12 | 0 | Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor. |
| 1Y (0:4) | 3, 4, 5, 8, 9 | 0 | Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated $25-\Omega$ series-damping resistor. |
| 2Y (0:3) | 16, 17, 21, 20 | 0 | Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated $25-\Omega$ series-damping resistor. |
| AV _{CC} | 23 | Power | Analog power supply. AV_{CC} provides the power reference for the analog circuitry. In addition, AV_{CC} can be used to bypass the PLL. When AV_{CC} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs. |
| AGND | 1 | Ground | Analog ground. AGND provides the ground reference for the analog circuitry. |
| V _{CC} | 2, 10, 15, 22 | Power | Power supply |
| GND | 6, 7, 18, 19 | Ground | Ground |

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

| | | UNIT |
|------------------|--|-----------------------------------|
| AV_{CC} | Supply voltage range (2) | $AV_{CC} < V_{CC} + 0.7 V$ |
| V_{CC} | Supply voltage range | −0.5 V to 4.3 V |
| V_{I} | Input voltage range (3) | −0.5 V to 4.6 V |
| Vo | Voltage range applied to any output in the high or low state (3) (4) | -0.5 V to V _{CC} + 0.5 V |
| I _{IK} | Input clamp current (V _I < 0) | –50 mA |
| I _{OK} | Output clamp current (V_O < 0 or $V_O > V_{CC}$) | ±50 mA |
| Io | Continuous output current ($V_O = 0$ to V_{CC}) | ±50 mA |
| | Continuous current through each V _{CC} or GND | ±100 mA |
| | Maximum power dissipation at T _A = 55°C (in still air) ⁽⁵⁾ | 0.7 W |
| T _{stg} | Storage temperature range | −65°C to 150°C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) AV_{CC} must not exceed V_{CC}+ 0.7 V
- (3) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 4) This value is limited to 4.6 V maximum.
- (5) The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, see the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book* (SCBD002).

Submit Documentation Feedback



RECOMMENDED OPERATING CONDITIONS(1)

| | | MIN | MAX | UNIT |
|------------------------------------|--------------------------------|-----|----------|------|
| V _{CC} , AV _{CC} | Supply voltage | 3 | 3.6 | V |
| V _{IH} | High-level input voltage | 2 | | V |
| V _{IL} | Low-level input voltage | | 8.0 | V |
| VI | Input voltage | 0 | V_{CC} | V |
| I _{OH} | High-level output current | | -12 | mA |
| I _{OL} | Low-level output current | | 12 | mA |
| T _A | Operating free-air temperature | 0 | 85 | °C |

⁽¹⁾ Unused inputs must be held high or low to prevent them from floating.

TIMING REQUIREMENTS

over recommended ranges of supply voltage and operating free-air temperature

| | | MIN | MAX | UNIT |
|------------------|-----------------------------------|-----|-----|------|
| f _{clk} | Clock frequency | 20 | 175 | MHz |
| | Input clock duty cycle | 40% | 60% | |
| | Stabilization time ⁽¹⁾ | | 1 | ms |

⁽¹⁾ The time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} , AV _{CC} | MIN TYP ⁽¹⁾ | MAX | UNIT |
|---------------------|---|---|------------------------------------|------------------------|------|------|
| V_{IK} | Input clamp voltage | I _I = -18 mA | 3 V | | -1.2 | V |
| | | I _{OH} = -100 μA | MIN to MAX | V _{CC} -0.2 | | |
| V_{OH} | High-level output voltage | I _{OH} = -12 mA | 3 V | 2.1 | | V |
| | | $I_{OH} = -6 \text{ mA}$ | 3 V | 2.4 | | |
| | | I _{OL} = 100 μA | MIN to MAX | | 0.2 | |
| V_{OL} | Low-level output voltage | I _{OL} = 12 mA | 3 V | | 8.0 | V |
| | | $I_{OL} = 6 \text{ mA}$ | 3 V | | 0.55 | |
| | | V _O = 1 V | 3 V | -28 | | |
| I_{OH} | High-level output current | V _O = 1.65 V | 3.3 V | -36 | | mA |
| | | V _O = 3.135 V | 3.6 V | | -8 | |
| | | V _O = 1.95 V | 3 V | 30 | | |
| I_{OL} | Low-level output current | V _O = 1.65 V | 3.3 V | 40 | | mA |
| | | V _O = 0.4 V | 3.6 V | | 10 | |
| I | Input current | $V_I = V_{CC}$ or GND | 3.6 V | | ±5 | μΑ |
| I _{CC} (2) | Supply current (static, output not switching) | $V_I = V_{CC}$ or GND, $I_O = 0$, Outputs: low or high | 3.6 V, 0 V | | 40 | μA |
| ΔI _{CC} | Change in supply current | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 3.3 V to 3.6 V | | 500 | μA |
| Ci | Input capacitance | $V_I = V_{CC}$ or GND | 3.3 V | 2.5 | | pF |
| Co | Output capacitance | $V_O = V_{CC}$ or GND | 3.3 V | 2.8 | | pF |

⁽¹⁾ For conditions shown as MIN or MAX, use the appropriate value specified under the recommended operating conditions section.

⁽²⁾ For dynamic I_{CC} vs Frequency, see Figure 9 and Figure 10.




SWITCHING CHARACTERISTICS

over recommended ranges of supply voltage and operating free-air temperature, C_L = 25 pF (see Figure 1 and Figure 2)⁽¹⁾ (2)

| | PARAMETER | PARAMETER FROM (INPUT) | | V _{CC} , A | UNIT | | | |
|--------------------|---|-------------------------------|----------------|---------------------|------|-----|------|--|
| | | (INPOT) | (OUTPUT) | MIN | TYP | MAX | | |
| | Phase error time- static (normalized) (see | CLK↑ = 25 MHz to 65 MHz | EDINA | -150 | | 150 | | |
| t _(φ) | Figure 4 through Figure 7) | CLK↑ = 66 MHz to 166 MHz | FBIN↑ | -125 | | 125 | ps | |
| t _{sk(o)} | Output skew time ⁽³⁾ | Any Y | Any Y | | | 100 | ps | |
| | Phase error time-jitter (4) | CLK = 66 MHz to 100 MHz | Any Y or FBOUT | -50 | | 50 | ps | |
| | | CLK = 25 MHz to 40 MHz | | | | 500 | ps | |
| | Jitter _(cycle-cycle) (see Figure 8) | CLK = 41 MHz to 59 MHz | Any Y or FBOUT | | | 200 | | |
| | | CLK = 60 MHz to 175 MHz | | | 65 | 125 | | |
| | D | CLK↑ = 25 MHz to 65 MHz | EDINIA | | | 1.5 | | |
| t _{d(o)} | Dynamic phase offset (5) | CLK↑ = 66 MHz to 166 MHz | FBIN↑ | | | 0.4 | ns | |
| | Duty cycle | f _(CLK) > 60 MHz | Any Y or FBOUT | 45% | | 55% | | |
| t _r | Rise time | V _O = 0.4 V to 2 V | Any Y or FBOUT | 0.3 | | 1.1 | ns/V | |
| t _f | Fall time | V _O = 2 V to 0.4 V | Any Y or FBOUT | 0.3 | | 1.1 | ns/V | |
| t _{PLH} | Low-to-high propagation delay time, bypass mode | CLK | Any Y or FBOUT | 1.8 | | 3.9 | ns | |
| t _{PHL} | High-to-low propagation delay time, bypass mode | CLK | Any Y or FBOUT | 1.8 | | 3.9 | ns | |

- The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
- These parameters are not production tested. (2)
- (3)The t_{sk(o)} specification is only valid for equal loading of all outputs.
- (4)
- Calculated per PC DRAM SPEC (t_{phase error}, static-jitter_(cycle-to-cycle)).
 The parameter is assured by design but cannot be 100% production tested.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 133 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 1.2 ns, $t_f \leq$ 1.2 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 2. Skew Calculations




PARAMETER MEASUREMENT INFORMATION (continued)



$$t_{(\Phi)} = \frac{\sum_{1}^{n=N} t_{(\Phi)n}}{N}$$
 (N is a large number of samples)

a) Static Phase Offset



b) Dynamic Phase Offset

Figure 3. Static and Dynmaic Phase Offset



TYPICAL CHARACTERISTICS

STATIC PHASE ERROR **LOAD CAPACITANCE** 600 $V_{CC} = 3.3 V$ f_c = 100 MHz $C_{(LY1-n)} = 25 pF || 500 \Omega$ 400 $T_A = 25^{\circ}C$ See Notes A, B, and C Static Phase Error - ps 200 CLK to Y1-n 0 -200 **CLK to FBOUT** -400 -600 3 8 13 18 23 28 33 38 C_(LF) - Load Capacitance - pF

STATIC PHASE ERROR VS LOAD CAPACITANCE





Figure 5.

STATIC PHASE ERROR vs SUPPLY VOLTAGE AT FBOUT

Figure 4.



STATIC PHASE ERROR vs CLOCK FREQUENCY






Figure 7.

- a. Trace length FBOUT to FBIN = 5 mm, Z_O = 50Ω
- b. $C_{(LY)} = Lumped$ capacitive load Y_{1-n}
- c. $C_{(LFx)}$ = Lumped feedback capacitance at FBOUT = FBIN



TYPICAL CHARACTERISTICS (continued)





- a. Trace length FBOUT to FBIN = 5 mm, Z_O = 50 Ω
- b. $C_{(LY)}$ = Lumped capacitive load Y_{1-n}
- c. $C_{(LFx)}$ = Lumped feedback capacitance at FBOUT = FBIN
- d. $C_{(LFx)}$ = Lumped feedback capacitance at FBOUT = FBIN.



REVISION HISTORY

| Cł | anges from Original (April 2004) to Revision A Pag | | | | | | |
|----|---|----------------|--|--|--|--|--|
| • | Changed the AVAILABLE OPTIONS table layout | 3 | | | | | |
| CI | nanges from Revision A (July 2004) to Revision B | Page | | | | | |
| • | Changed Features bullet - From: Jitter (cyc - cyc) at 66 MHz to 166 MHz Is Typ = 70 ps To: Jitter (cyc - cyc) at 60 MHz to 175 MHz Is Typ = 65 ps | | | | | | |
| • | Added Phase error time- static - CLK↑ = 25 MHz to 65 MHz - to the SWITCHING CHARACTERISTICS table | 6 | | | | | |
| • | Changed Jitter values in the SWITCHING CHARACTERISTICS table | 6 | | | | | |
| • | Added Dynamic phase offset to the SWITCHING CHARACTERISTICS table | 6 | | | | | |
| • | Changed Figure 2, Skew Calculations | <mark>7</mark> | | | | | |
| • | Added Figure 3, Static and Dynmaic Phase Offset | 8 | | | | | |
| Cł | nanges from Revision B (June 2005) to Revision C | Page | | | | | |
| • | Changed the FUNCTION TABLE - replaced with new table entries for clarity | 2 | | | | | |
| Cł | nanges from Revision C (January 2009) to Revision D | Page | | | | | |
| • | Changed the FUNCTION TABLE column 1 label From: AVDD To: AVCC | 2 | | | | | |
| • | Added the PACKAGE THERMAL RESISTANCE table | | | | | | |
| Cł | nanges from Revision D (February 2010) to Revision E | Page | | | | | |
| • | Changed the FUNCTION TABLE CLK column for 3.3V (nom) L and H entries From: CLK < 1 MHz To: CLK > 1 MHz | 2 | | | | | |

PACKAGE OPTION ADDENDUM

www.ti.com 24-Feb-2010

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|------------------------------|
| CDCVF2509APW | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCVF2509APWG4 | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCVF2509APWR | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CDCVF2509APWRG4 | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Feb-2010

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CDCVF2509APWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |

www.ti.com 24-Feb-2010



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CDCVF2509APWR | TSSOP | PW | 24 | 2000 | 346.0 | 346.0 | 33.0 |

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | | | |
|-----------------------------|------------------------|----------------------------------|-----------------------------------|--|--|
| Audio | www.ti.com/audio | Communications and Telecom | www.ti.com/communications | | |
| Amplifiers | amplifier.ti.com | Computers and Peripherals | www.ti.com/computers | | |
| Data Converters | dataconverter.ti.com | Consumer Electronics | www.ti.com/consumer-apps | | |
| DLP® Products | www.dlp.com | Energy and Lighting | www.ti.com/energy | | |
| DSP | dsp.ti.com | Industrial | www.ti.com/industrial | | |
| Clocks and Timers | www.ti.com/clocks | Medical | www.ti.com/medical | | |
| Interface | interface.ti.com | Security | www.ti.com/security | | |
| Logic | logic.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense | | |
| Power Mgmt | power.ti.com | Transportation and Automotive | www.ti.com/automotive | | |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video | | |
| RFID | www.ti-rfid.com | Wireless | www.ti.com/wireless-apps | | |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | | | | |

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com