3.3-V PHASE-LOCK LOOP CLOCK DRIVER

PW PACKAGE (TOP VIEW)

AGND

 V_{CC}

1Y0

11

SCAS628D - APRIL 1999 - REVISED DECEMBER 2004

CLK

23 AV_{CC}

21

20 19 **∏** GND

□ v_{cc}

1Y9

1Y8

18 **∏** GND


16 II 1Y6

15 **1** 1Y5

14 | V_{CC}

13 **∏** FBIN

∏ 1Y7 17



- Designed to Meet PC133 SDRAM Registered DIMM Specification Rev. 0.9
- **Spread Spectrum Clock Compatible**
- Operating Frequency 25 MHz to 140 MHz
- Static Phase Error Distribution at 66 MHz to 133 MHz is \pm 125 ps
- Jitter (cyc-cyc) at 66 MHz to 133 MHz Is |70| ps
- **Available in Plastic 24-Pin TSSOP**
- Phase-Lock Loop Clock Distribution for **Synchronous DRAM Applications**
- Distributes One Clock Input to One Bank of 10 Outputs
- Output Enable Pin to Enable/Disable All 10 **Outputs**
- External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3 V

description

The CDCF2510 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDCF2510 operates at a 3.3-V V_{CC}. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of ten outputs provide ten low-skew low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. The outputs can be enabled/disabled with the control (G) input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDCF2510 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDCF2510 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.

The CDCF2510 is characterized for operation from 0°C to 85°C.

application information the High Speed Distribution Design CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039) application reports.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE OUTPUTS **INPUTS 1Y FBOUT** G CLK (0:9)Χ L L L L Н L Н Н Н Н functional block diagram 3 1Y0 5 1Y2 8 1Y3 9 1Y4 15 1Y5 16 1Y6 17 1Y7 CLK ______ PLL 20 1Y8 FBIN 13 21 1Y9 AV_{CC} -12 FBOUT **AVAILABLE OPTIONS PACKAGE** SMALL OUTLINE T_A (PW)



CDCF2510PWR

0°C to 85°C

SCAS628D - APRIL 1999 - REVISED DECEMBER 2004

Terminal Functions

TE	TERMINAL		DECORPTION
NAME	NO.	TYPE	DESCRIPTION
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDCF2510 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
G	11	I	Output bank enable. G is the output enable for outputs 1Y(0:9). When G is low, outputs 1Y(0:9) are disabled to a logic-low state. When G is high, all outputs 1Y(0:9) are enabled and switch at the same frequency as CLK.
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.
1Y (0:9)	3, 4, 5, 8, 9, 15, 16, 17, 20, 21	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:9) is enabled via the G input. These outputs can be disabled to a logic-low state by deasserting the G control input. Each output has an integrated 25- Ω series-damping resistor.
AV _{CC}	23	Power	Analog power supply. AV _{CC} provides the power reference for the analog circuitry. In addition, AV _{CC} can be used to bypass the PLL for test purposes. When AV _{CC} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
VCC	2, 10, 14, 22	Power	Power supply
GND	6, 7, 18, 19	Ground	Ground



SCAS628D - APRIL 1999 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, AV _{CC} (see Note 1)	
Input voltage range, V _I (see Note 2)	
Voltage range applied to any output in the high or low state, V _O	
(see Notes 2 and 3)	\cdot . \cdot -0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 4)	0.7 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. AVCC must not exceed VCC.
 - 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. This value is limited to 4.6 V maximum.
 - 4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

recommended operating conditions (see Note 5)

	W A	MIN	MAX	UNIT
Supply voltage, V _{CC} , AV _{CC}	0-	3	3.6	V
High-level input voltage, VIH		2		V
Low-level input voltage, V _{IL}	13.0		0.8	V
Input voltage, V _I		0	VCC	V
High-level output current, IOH	3.43		-12	mA
Low-level output current, IOL	Sii		12	mA
Operating free-air temperature, TA	0.1	0	85	°C

NOTE 5: Unused inputs must be held high or low to prevent them from floating.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		,	MIN	N MAX	UNIT
f _{clk}	Clock frequency	N W	2:	5 140	MHz
	Input clock duty cycle	00	40%	60%	
	Stabilization time‡	\$5		1	ms

[‡] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



SCAS628D - APRIL 1999 - REVISED DECEMBER 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC} , AV _{CC}	MIN	TYP†	MAX	UNIT
٧ıK	Input clamp voltage	I _I = -18 mA	3 V			-1.2	V
		$I_{OH} = -100 \mu A$	MIN to MAX	V_{CC} -0.2			
Vон	High-level output voltage	$I_{OH} = -12 \text{ mA}$	3 V	2.1			V
		$I_{OH} = -6 \text{ mA}$	3 V	2.4			
		I _{OL} = 100 μA	MIN to MAX	/:		0.2	
VoL	Low-level output voltage	I _{OL} = 12 mA	3 V	٧.		0.8	V
		I _{OL} = 6 mA	3 V			0.55	
		V _O = 1 V	3.135 V	-32			
IOH	High-level output current	V _O = 1.65 V	3.3 V		-36		
		V _O = 3.135 V	3.465 V			-12	
		V _O = 1.95 V	3.135 V	34			
lOL	Low-level output current	V _O = 1.65 V	3.3 V		40		
		V _O = 0.4 V	3.465 V			14	
lį	Input current	$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ
I _{CC} §	Supply current	$V_I = V_{CC}$ or GND, Outputs: low or high	3.6 V			10	μΑ
ΔlCC	Change in supply current	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} o GND	3.3 V to 3.6 V			500	μΑ
Ci	Input capacitance	V _I = V _{CC} or GND	3.3 V		4		pF
Co	Output capacitance	$V_O = V_{CC}$ or GND	3.3 V		6		pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 25 pF (see Note 6 and Figures 1 and 2)§

PARAMETER		FROM	TO	V _{CC} ,	UNIT		
		(INPUT)	(OUTPUT)	MIN	TYP	MAX	
	Phase error time – static (normalized) (See Figures 3 – 6)	CLKIN↑ = 66 MHz to133 MHz	FBIN↑	-125		125	ps
tsk(o)	Output skew time¶	Any Y or FBOUT	Any Y or FBOUT			200	ps
	Phase error time – jitter (see Note 7)	CHAIR CO MILIT AS 400 MILIT	Any Y or FBOUT	-50		50	
	Jitter(cycle-cycle)	Clkin = 66 MHz to 100 MHz	Any Y or FBOUT		70		ps
	(See Figure 7)	Clkin = 100 MHz to 133 MHz	Any Y or FBOUT		65		ps
	Duty cycle	F(clkin > 60 MHz)	Any Y or FBOUT	45%		55%	
t _r	Rise time (See Notes 8 and 9)	V _O = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5		1	V/ns
t _f	Fall time (See Notes 8 and 9)	V _O = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5		1	V/ns

[§] These parameters are not production tested.

- 8. This is equivalent to 0.8 ns/2.5 ns and 0.8 ns/2.7 ns into standard 500 Ω/ 30 pf load for output swing of 04. V to 2 V.
- 9. 64 MB DIMM configuration according to PC SDRAM Registered DIMM Design Support Document, Figure 20 and Table 13.

Intel is a trademark of Intel Corporation.

PC SDRAM Register DIMM Design Support Document is published by Intel Corporation.




[‡]For ICC of AVCC, and ICC vs Frequency (see Figures 8 and 9),

 $[\]P$ The $t_{Sk(0)}$ specification is only valid for equal loading of all outputs.

NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

^{7.} Calculated per PC DRAM SPEC ($t_{phase\ error}$, static – jitter(cycle-to-cycle)).

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 133 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 1.2 ns, $t_f \leq$ 1.2 ns. C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





Figure 2. Phase Error and Skew Calculations




TYPICAL CHARACTERISTICS

PHASE ADJUSTMENT SLOPE AND PHASE ERROR




NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm, $Z_0 = 50 \Omega$ Phase error measured from CLK to Y_n

B. $C_{(LF)} = Lumped$ feedback capacitance at FBIN




NOTE A: Trace feedback length FBOUT to FBIN = 5 mm, Z_0 = 50 Ω

TYPICAL CHARACTERISTICS



NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm, Z_O

- B. Phase error measured from CLK to FBIN
- C. C(LY) = Lumped capacitive load at Y
- D. C(LF) = Lumped feedback capacitance at FBIN




NOTES: A. C(LY) = Lumped capacitive load at Y

B. C(LF) = Lumped feedback capacitance at FBIN

SUPPLY CURRENT

Peak to Peak

100 110 120 130 140









16-Jul-2010

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
CDCF2510PW	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Samples Not Available
CDCF2510PWG4	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Samples Not Available
CDCF2510PWR	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Samples Not Available
CDCF2510PWRG4	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Samples Not Available

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





Α	0	Dimension designed to accommodate the component width
В	0	Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
٧	٧	Overall width of the carrier tape
ГР	1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCF2510PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCF2510PWR	TSSOP	PW	24	2000	333.2	345.9	28.6

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com