


## PCI Express Gen 2 & Gen 3 Clock Generator

### Features

- Low power PCI Express Gen 2 & Gen 3 clock generator
- Four 100-MHz differential SRC clocks
- Low power push-pull output buffers (no 50ohm to ground needed)
- Integrated 33ohm series termination resistors
- Low jitter (<50pS)
- SSON# input for enabling spread spectrum clock
- I<sup>2</sup>C support with readback capabilities
- Triangular Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction
- Input frequency of 14.318MHz
- Industrial Temperature -40C to 85C
- 3.3V power supply
- 24-pin TSSOP package



**Pin Definitions**

Pin No.	Name	Type	Description
1	VDD	PWR	3.3V Power supply
2	SDATA	I/O	SMBus compatible SDATA.
3	SCLK	I	SMBus compatible SCLOCK.
4	VDD	PWR	3.3V power supply
5	VSS	GND	Ground
6	VDD	PWR	3.3V power supply
7	VSS	GND	Ground
8	SRC1	O, DIF	100 MHz Differential serial reference clocks.
9	SRC1#	O, DIF	100 MHz Differential serial reference clocks.
10	VSS	GND	Ground
11	SRC2	O, DIF	100 MHz Differential serial reference clocks.
12	SRC2#	O, DIF	100 MHz Differential serial reference clocks.
13	VDD	PWR	3.3V power supply
14	VDD	PWR	3.3V power supply
15	SRC3#	O, DIF	100 MHz Differential serial reference clocks.
16	SRC3	O, DIF	100 MHz Differential serial reference clocks.
17	VSS	GND	Ground
18	SRC4#	O, DIF	100 MHz Differential serial reference clocks.
19	SRC4	O, DIF	100 MHz Differential serial reference clocks.
20	VDD	PWR	3.3V power supply
21	SSON	I	3.3V LVTTTL input for enabling spread spectrum clock 0 = Disable, 1 = Enable (-0.5% SS) External 10K ohm pull-up or pull-down resistor required
22	VSS	GND	Ground
23	XOUT	O, SE	14.318 MHz Crystal output.
24	XIN	I	14.318 MHz Crystal input.

**Serial Data Interface**

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers are individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. The interface cannot be used during system operation for power management functions.

**Data Protocol**

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code described in *Table 1*.

The block write and block read protocol is outlined in *Table 2* while *Table 3* outlines byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

**Table 1. Command Code Definition**

Bit	Description
7	0 = Block read or block write operation, 1 = Byte read or byte write operation
(6:0)	Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'

**Table 2. Block Read and Block Write Protocol**

Block Write Protocol		Block Read Protocol	
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address–7 bits	8:2	Slave address–7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code–8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Byte Count–8 bits	20	Repeat start
28	Acknowledge from slave	27:21	Slave address–7 bits
36:29	Data byte 1–8 bits	28	Read = 1
37	Acknowledge from slave	29	Acknowledge from slave
45:38	Data byte 2–8 bits	37:30	Byte Count from slave–8 bits
46	Acknowledge from slave	38	Acknowledge
....	Data Byte /Slave Acknowledges	46:39	Data byte 1 from slave–8 bits
....	Data Byte N–8 bits	47	Acknowledge
....	Acknowledge from slave	55:48	Data byte 2 from slave–8 bits
....	Stop	56	Acknowledge
		....	Data bytes from slave / Acknowledge
		....	Data Byte N from slave–8 bits
		....	NOT Acknowledge
		....	Stop

**Table 3. Byte Read and Byte Write Protocol**

Byte Write Protocol		Byte Read Protocol	
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address–7 bits	8:2	Slave address–7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code–8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Data byte–8 bits	20	Repeated start
28	Acknowledge from slave	27:21	Slave address–7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		37:30	Data from slave–8 bits
		38	NOT Acknowledge
		39	Stop

**Control Registers**

**Byte 0: Control Register 0**

Bit	@Pup	Name	Description
7	HW	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	1	RESERVED	RESERVED
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	1	RESERVED	RESERVED

**Byte 1: Control Register 1**

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	0	PLL1_SS_DC	Select for down or center SS 0 = Down spread, 1 = Center spread
5	0	RESERVED	RESERVED
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	1	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	1	RESERVED	RESERVED

**Byte 2: Control Register 2**

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	1	RESERVED	RESERVED
5	1	RESERVED	RESERVED
4	1	RESERVED	RESERVED
3	1	RESERVED	RESERVED
2	1	RESERVED	RESERVED
1	1	RESERVED	RESERVED
0	1	RESERVED	RESERVED

**Byte 3: Control Register 3**

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	1	RESERVED	RESERVED
5	1	RESERVED	RESERVED
4	1	RESERVED	RESERVED
3	1	RESERVED	RESERVED
2	1	RESERVED	RESERVED
1	1	RESERVED	RESERVED
0	1	RESERVED	RESERVED

**Byte 4: Control Register 4**

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	1	SRC1_OE	Output enable for SRC1 0 = Output Disabled, 1 = Output Enabled
5	1	SRC2_OE	Output enable for SRC2 0 = Output Disabled, 1 = Output Enabled
4	1	RESERVED	RESERVED
3	1	SRC3_OE	Output enable for SRC3 0 = Output Disabled, 1 = Output Enabled
2	1	SRC4_OE	Output enable for SRC4 0 = Output Disabled, 1 = Output Enabled
1	1	PLL1_SS_EN	Enable PLL1s spread modulation, 0 = Spread Disabled, 1 = Spread Enabled
0	1	RESERVED	RESERVED

**Byte 5: Control Register 5**

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED

**Byte 6: Control Register 6**

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED

**Byte 7: Vendor ID**

Bit	@Pup	Name	Description
7	0	Rev Code Bit 3	Revision Code Bit 3
6	0	Rev Code Bit 2	Revision Code Bit 2
5	1	Rev Code Bit 1	Revision Code Bit 1
4	1	Rev Code Bit 0	Revision Code Bit 0
3	1	Vendor ID bit 3	Vendor ID Bit 3
2	0	Vendor ID bit 2	Vendor ID Bit 2

**Byte 7: Vendor ID**

1	0	Vendor ID bit 1	Vendor ID Bit 1
0	0	Vendor ID bit 0	Vendor ID Bit 0

**Byte 8: Control Register 8**

Bit	@Pup	Name	Description
7	1	Device_ID3	RESERVED
6	0	Device_ID2	RESERVED
5	0	Device_ID1	RESERVED
4	0	Device_ID0	RESERVED
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	1	RESERVED	RESERVED
0	1	RESERVED	RESERVED

**Byte 9: Control Register 9**

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	1	RESERVED	RESERVED
4	0	TEST_MODE_SEL	Test mode select either REF/N or tri-state 0 = All outputs tri-state, 1 = All output REF/N
3	0	TEST_MODE_ENTRY	Allows entry into test mode 0 = Normal Operation, 1 = Enter test mode(s)
2	1	12C_VOUT<2>	12C_VOUT[2:0]
1	0	12C_VOUT<1>	000 = 0.30V 001 = 0.40V
0	1	12C_VOUT<0>	010 = 0.50V 011 = 060V 100 = 0.70V 101 = 0.80V (default) 110 = 0.90V 111 = 1.00V

**Byte 10: Control Register 10**

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	1	RESERVED	RESERVED
0	1	RESERVED	RESERVED

**Byte 11: Control Register 11**

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED

**Byte 11: Control Register 11 (continued)**

5	0	RESERVED	RESERVED
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	1	RESERVED	RESERVED
1	1	PCI-E_GEN2	PCI-E_Gen2 Compliant 0 = non Gen2, 1= Gen2 Compliant
0	1	RESERVED	RESERVED

**Byte 12: Byte Count**

Bit	@Pup	Name	Description
7	0	BC7	Byte count register for block read operation. The default value for Byte count is 14. In order to read more than 14 bytes, the system BIOS needs to change this register to the number of bytes to be read.
6	0	BC6	
5	0	BC5	
4	0	BC4	
3	1	BC3	
2	1	BC2	
1	1	BC1	
0	1	BC0	

**Absolute Maximum Conditions**

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>DD</sub>	Power Supply Voltage		–	4.6	V
V <sub>IN</sub>	Input Voltage	Relative to V <sub>SS</sub>	–0.5	4.6	V <sub>DC</sub>
T <sub>S</sub>	Temperature, Storage	Non-functional	–65	150	°C
T <sub>A</sub>	Temperature, Operating Ambient	Functional	–40	85	°C
T <sub>J</sub>	Temperature, Junction	Functional	–	150	°C
∅ <sub>JC</sub>	Dissipation, Junction to Case	MIL-STD-883E Method 1012.1	–	20	°C/W
∅ <sub>JA</sub>	Dissipation, Junction to Ambient	JEDEC (JESD 51)	–	60	°C/W
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	MIL-STD-883, Method 3015	2000	–	V
UL-94	Flammability Rating	At 1/8 in.	V-0		
MSL	Moisture Sensitivity Level	JEDEC (J-STD-020)	1		

**DC Electrical Specifications**

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>DD</sub>	3.3V Operating Voltage	3.3 ± 5%	3.135	3.465	V
V <sub>IH</sub>	3.3V Input High Voltage (SE)		2.0	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	3.3V Input Low Voltage (SE)		V <sub>SS</sub> – 0.3	0.8	V
V <sub>IHI2C</sub>	Input High Voltage	SDATA, SCLK	2.2	–	V
V <sub>ILI2C</sub>	Input Low Voltage	SDATA, SCLK	–	1.0	V
I <sub>IH</sub>	Input High Leakage Current	Except internal pull-down resistors, 0 < V <sub>IN</sub> < V <sub>DD</sub>	–	5	μA
I <sub>IL</sub>	Input Low Leakage Current	Except internal pull-up resistors, 0 < V <sub>IN</sub> < V <sub>DD</sub>	–5	–	μA
V <sub>OH</sub>	3.3V Output High Voltage (SE)	I <sub>OH</sub> = –1 mA	2.4	–	V
V <sub>OL</sub>	3.3V Output Low Voltage (SE)	I <sub>OL</sub> = 1 mA	–	0.4	V
I <sub>OZ</sub>	High-impedance Output Current		–10	10	μA
C <sub>IN</sub>	Input Pin Capacitance		1.5	5	pF
C <sub>OUT</sub>	Output Pin Capacitance			6	pF
L <sub>IN</sub>	Pin Inductance		–	7	nH
V <sub>XIH</sub>	Xin High Voltage		0.7V <sub>DD</sub>	V <sub>DD</sub>	V
V <sub>XIL</sub>	Xin Low Voltage		0	0.3V <sub>DD</sub>	V
I <sub>DD3.3V</sub>	Dynamic Supply Current		–	50	mA





AC Electrical Specifications


Parameter	Description	Condition	Min.	Max.	Unit
<b>SRC</b>					
T <sub>DC</sub>	SRC Duty Cycle	Measured at 0V differential	45	55	%
T <sub>PERIOD</sub>	100 MHz SRC Period	Measured at 0V differential @ 0.1s	9.99900	10.0010	ns
T <sub>PERIODSS</sub>	100 MHz SRC Period, SSC	Measured at 0V differential @ 0.1s	10.02406	10.02607	ns
T <sub>PERIODAbs</sub>	100 MHz SRC Absolute Period	Measured at 0V differential @ 1 clock	9.87400	10.1260	ns
T <sub>PERIODSSAbs</sub>	100 MHz SRC Absolute Period, SSC	Measured at 0V differential @ 1 clock	9.87406	10.1762	ns
T <sub>SKEW</sub> <sup>1</sup>	SRC1 to SRC2 or SRC3 to SRC4	Measured at 0V differential		100	ps
T <sub>CCJ</sub>	SRC Cycle to Cycle Jitter	Measured at 0V differential	-	50	ps
RMS <sub>GEN1</sub>	Output PCIe* Gen1 REFCLK phase jitter	BER = 1E-12 (including PLL BW 8 - 16 MHz, ζ = 0.54, Td=10 ns, Ftrk=1.5 MHz)	0	108	ps
RMS <sub>GEN2</sub>	Output PCIe* Gen2 REFCLK phase jitter	Includes PLL BW 8 - 16 MHz, Jitter Peaking = 3dB, ζ = 0.54, Td=10 ns), Low Band, F < 1.5MHz	0	3.0	ps
RMS <sub>GEN2</sub>	Output PCIe* Gen2 REFCLK phase jitter	Includes PLL BW 8 - 16 MHz, Jitter Peaking = 3dB, ζ = 0.54, Td=10 ns), Low Band, F < 1.5MHz	0	3.1	ps
RMS <sub>GEN3</sub>	Output phase jitter impact – PCIe* Gen3	Includes PLL BW 2 - 4 MHz, CDR = 10MHz)	0	1.0	ps
L <sub>ACC</sub>	SRC Long Term Accuracy	Measured at 0V differential	-	100	ppm
T <sub>R</sub> / T <sub>F</sub>	SRC Rising/Falling Slew Rate	Measured differentially from ±150 mV	2.5	8	V/ns
T <sub>RFM</sub>	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
V <sub>HIGH</sub>	Voltage High			1.15	V
V <sub>LOW</sub>	Voltage Low		-0.3	-	V
V <sub>OX</sub>	Crossing Point Voltage at 0.7V Swing		300	550	mV
T <sub>jphasepll</sub>	Phase Jitter (PLL BW 8-16MHz, 5-16MHz)	RMS value		3.1	pS
<b>ENABLE/DISABLE and SET-UP</b>					
T <sub>STABLE</sub>	Clock Stabilization from Power-up		-	1.8	ms
T <sub>SS</sub>	Stopclock Set-up Time		10.0	-	ns

Note 1: SRC bank one (SRC1,2) and SRC bank two (SRC3,4) are not synchronized.


**Test and Measurement Set-up**

**For SRC Signals**

This diagram shows the test load configuration for the differential SRC outputs



**Figure 1. 0.7V Differential Load Configuration**



**Figure 2. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)**




Figure 3. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)


### Ordering Information

Part Number	Package Type	Product Flow
<b>Lead-free</b>		
SL28SRC04BZI	24-pin TSSOP	Industrial, -40° to 85°C
SL28SRC04BZIT	24-pin TSSOP–Tape and Reel	Industrial, -40° to 85°C



Ordering Information


**SL 28 SRC04 B Z I T**



This device is Pb free and RoHS compliant.

Package Diagrams

24-pin TSSOP



NOTES

1. LEAD WIDTH AND LEAD THICKNESS EXCLUSIVE OF SOLDER PLATE
2. PACKAGE OUTLINE EXCLUSIVE OF MOLD FLASHES AND BURR DIMENSIONS
3. ALLOWABLE MOLD FLASH IS 5 MILS PER SIDE.
4. LEAD COPLANARITY IS 0.003 INCH MAX.

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NDM	MAX.	MIN.	NDM	MAX.
A			1.20			.047
A1	0.05		0.15	.002		.006
A2	0.80	0.90	1.05	.031	.035	.041
L	0.45	0.60	0.75	.018	.024	.030
D	7.70	7.80	7.90	.303	.307	.311
E	6.30	6.40	6.50	.248	.252	.256
E1	4.30	4.40	4.50	.169	.173	.177
R	0.09			.004		
R1	0.09			.004		
b	0.19		0.30	.007		.012
b1	0.19	0.22	0.25	.007	.009	.010
c	0.09		0.20	.004		.008
c1	0.09		0.16	.004		.006
L1		1.0 REF.			.039 REF.	
e		0.65 BSC.			.026 BSC.	
Ø1	0		Ø	0		Ø
Ø2		12 REF.			12 REF.	
Ø3		12 REF.			12 REF.	
N					24	
REF					JEDEC MO-153 VAR. AD	

**Document History Page**

<b>Document Title: SL28SRC04 PCI Express Gen 2 &amp; Gen 3 Clock Generator</b>			
<b>Document #: SP-AP-0757 (Rev. AA)</b>			
<b>REV.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
1.0	10/28/09	JMA	New Datasheet
1.1	11/06/09	JMA	Updated Figure 4
AA	10/20/10	TRP	1. Updated block diagram with I2C logic 2. Removed crystal recommendations 3. Updated miscellaneous text content
AA	11/15/10	TRP	1. Added JEDEC standard for MSL parameter

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.