

Data Sheet

Ver. 0.22



International:

Connect One Ltd. 2 Hanagar Street Kfar Saba 44425, Israel Tel: +972-9-766-0456 Fax: +972-9-766-0461 E-mail: info@connectone.com http://www.connectone.com

USA:

Connect One Semiconductors, Inc. 15818 North 9th Ave. Phoenix, AZ 85023 Tel: 408-986-9602 Fax: 602-485-3715 E-mail: info@connectone.com http://www.connectone.com

Information provided by Connect One Ltd. is believed to be accurate and reliable. However, Connect One assumes no responsibility for its use, nor any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent rights of Connect One other than for circuitry embodied in Connect One's products. Connect One reserves the right to change circuitry at any time without notice. This document is subject to change without notice.

The software described in this document is furnished under a license agreement and may be used or copied only in accordance with the terms of such a license agreement. It is forbidden by law to copy the software on any medium except as specifically allowed in the license agreement. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including but not limited to photocopying, recording, transmitting via fax and/or modem devices, scanning, and/or information storage and retrieval systems for any purpose without the express written consent of Connect One.

iChip, iChip LAN, iChip Plus, Socket iChip, Embedded iModem, Internet Controller, iConnector, iLAN, iModem, AT+i, and Connect One are trademarks of Connect One Ltd.

Copyright © 2000 - 2004 Connect One Ltd. All rights reserved.

Preliminary Revision History

Revision History 11-1100-00						
Version	Version Date Description					
0.22						

Preliminary

Contents

1	Intro	1-1	
2	Order	ring Information	2-1
	2.1	iChip Order Number	2-1
3	Pin D	escriptions	3-1
	3.1	iChip CO110PC Pin Assignments	3-1
	3.2	iChip Pin Functional Descriptions	
	3.2.1	Miscellaneous Signals	
	3.2.2	Host Serial Interface Signals	
	3.2.3	iChip Serial Modem Signals	
	3.2.4	iChip SPI Signals (For Future Use)	
	3.2.5	iChip I2C Signals (For Future Use)	
4	Electr	rical Specifications	4-1
	4.1	Environmental Specifications	4-1
	4.1.1	Absolute Maximum Ratings	
	4.1.2	DC Operating Characteristics	
5	Mech	anical Dimensions	5-1

Contents

Preliminary Figures

Figures

Figure 1: Pin-out for 48-pin LQFP	3	-]
Figure 2: Mechanical Dimensions	5	-]

Preliminary Tables

Tables

Table	4-1 Environmental Specifications – Maximum Ratings	4-1
Table	4-2 DC Operating Characteristics	4-1

Preliminary Introduction

1 Introduction

Description

iChip™ CO110PC Internet Controller™ is a high-performance, firmware-based intelligent peripheral device that provides Internet connectivity solutions for a wide range of embedded devices. The firmware provides Internet communication via dial-up and wireless modems. CO110PC is packaged in a LOFP 48-pin form factor.

Its serial host interface supports up to 230 kbits/second. CO110PC also features a Sleep mode for saving energy. CO110PC operates in the industrial temperature range.

As an embedded, self-contained Internet engine, iChip acts as mediator device between a host processor and an Internet communications platform. By completely offloading Internet connectivity and standard protocols, it relieves the host from the burden of handling Internet communications. From the perspective of a host device, the complexity of establishing and maintaining Internet-related sessions are reduced to simple, straightforward commands that are entirely dealt with within iChip's domain.

A serial link interfaces iChip CO110PC to a device's host processor via an on-chip UART. iChip CO110PC also directly interfaces a serial data modem, through which it supports independent communications on the Internet via a dial-up or wireless ISP connection. In addition to supporting dial-up modems, iChip CO110PC also supports CDMA, CDMA2000, GPRS, GSM, and TDMA cellular modems.

Future support is planned for General Purpose I/O pins; SPI and I²C.

Through its host Application Programming Interface (API), iChip accepts commands formatted in Connect One's AT+iTM extension to the industry-standard Hayes AT command set. iChip supports several levels of status reporting to the host. Commands are available to store and manipulate functional and Internet-related non-volatile parameter data;

The baseline firmware version in CO110PC supports up to 10 simultaneous TCP and UDP sockets to send and receive data over the Internet; and fetch HTML web pages. It also supports two listening sockets.


In addition to supporting TCP and UDP sockets, optional firmware versions provide support for:

- (1) Transmitting textual Email messages and manipulate files and directories via FTP; or
- (2) Operating in SerialNET mode, in which iChip automatically routes local serial data to/from the Internet

When the host CPU issues standard AT commands, iChip gains direct access to the modem, and automatically operates in Transparent mode, emulating a direct host-to-modem environment.

Upon receiving an AT+i command, iChip operates in Internet mode, controls the modem and independently manages a standard Internet connection. iChip provides all the necessary procedures to log onto an ISP, authenticate the user and establish the Internet session.

Functional Block Diagram



General Features

- Microprocessor-controllable through a serial connection.
- 128KB flash and 64KB SRAM memory.
- Driven by Connect One's "AT+i" extension to the AT command set.
- Supports transparent direct modem access.
- Stand-alone Internet communication capabilities.
- Opens up to 10 simultaneous TCP or UDP sockets and up to 2 Listen (server) sockets.
- Sleep mode.
- 3.3-volts, CMOS technology for I/O and 1.8 volt for core
- Onboard non-volatile memory stores all functional and Internet-related parameters.
- Supports several layers of status reports.
- Internal self-test procedures.
- Internal "Watch-Dog" guard circuit.
- Auto baud rate detection.
- Supports up to 230,400 bps in Serial mode.
- Includes hardware and software flow control.
- 48 pin LQFP package (7 x 7 x 1.4mm).

Dial-up Features

- Supports dial-up Internet Protocols:
 PPP, LCP, IPCP, with PAP or CHAP authentication.
- Supports data modems up to 56 Kbps.
- Supports CDMA, CDMA2000, GPRS, GSM and TDMA wireless modems.
- RAS support for dial-in PPP connection.
- Stay-on-line feature for multiple send/receive sessions.
- Transparent mode supports direct modem commands.
- "Always Online" mode with communications "watchdog" and automatic reconnect.
- IP Registration.

Standard Internet Protocols

Standard version supports:
 IP, TCP, UDP, DNS, HTTP client, PING


Optional Internet Protocols

- Optional firmware versions support:
 - SMTP and FTP clients
 - SerialNET mode for serial-to-Internet routing

2 Ordering Information

2.1 iChip Order Number

Connect One's standard products are available in several packages and operating ranges. The order number (valid combination) is formed by a combination of the elements below.



3 Pin Descriptions

3.1 iChip CO110PC Pin Assignments




Figure 1: Pin-out for 48-pin LQFP

3.2 iChip Pin Functional Descriptions

3.2.1 Miscellaneous Signals

Signal	Туре	Pin No.	Description	
-MSEL	I	8	Mode Select: When held LOW during power-up: 1. Forces iChip into auto baud rate detection. 2. If iChip is in SerialNET mode – iChip exits SerialNET mode. When not used must be pulled up to VDDi/o.	
-RESIN	I	6	-RESET INPUT: When -RESIN is LOW, iChip immediately terminates its present activity and clears its internal logicRESIN must be held LOW for at least 10 ms after power reaches 90%. This input is provided with a Schmidt trigger to facilitate power-on reset generation via an RC network.	
X1	I	11	Crystal Input: This pin and the X2 pin provide connections for a fundamental mode or third-overtone, parallel-resonant crystal used by the internal oscillator circuit. To provide iChip with an external clock source, connect the source to the X1 pin and leave the X2 pin unconnected. The crystal must be 14.7546MHz.	
X2	О	12	Crystal Output: This pin and the X1 pin provide connections for a fundamental mode or third-overtone, parallel-resonant crystal used by the internal oscillator circuit.	
НВТ	О	9	Heart Beat: Provides a 50% duty cycle, 40 mSec period square wave, when iChip firmware is properly running.	

Signal	Туре	Pin No.	Description			
NEWDATA	О	15	NEWDATA: This signal is raised when new data in one or more sockets is available, or when a remote browser has changed a Web parameter. It is lowered when <i>any</i> socket or Web parameter is read.			
-FUSEL	I	44	F/U SELECT: When LOW during power-up, iChip enters Firmware Update mode. When not used must be pulled up to VDDi/o.			
Z[9-0]	I/O	16,10,48, 47,45,41, 38,35,34,3	General Purpose I/O (GPIO) – reserved for future use. These pins should be left NC (Not Connected).			
GND	Р	7,19,27, 31,43	Ground: iChip Ground signal.			
VDDcore	Р	5,	Power Supply: This pin supplies power (+1.8V) to iChip's core.			
VDD I/O	Р	17,40	Power Supply: This pin supplies power (+3.3V) to iChip's I/O pins.			
NC		4,20,25, 26,42	NC (Not Connected) Pins.			

3.2.2 Host Serial Interface Signals

Signal	Туре	Pin No.	Description	
TXDH	О	13	Transmit Data Host: This pin supplies asynchronous serial transmit data to the host.	
RXDH	I	14	Receive Data Host: This pin supplies asynchronous serial receive data from the host. When not used, this pin should be pulled up to VDDi/o.	
-CTSH	I	37	Clear-to-Send Host: -CTSH is active only when host hardware flow control is enabled. When -CTSH is LOW, flow control is enabled for the host serial port, i.e., iChip may transmit to the host. When -CTSH is HIGH, iChip will stop transmitting to the hostCTSH is sampled only at the beginning of a transmission frame. If -CTSH is raised while a character frame is being transmitted, that frame will be completed. Connect -CTSH to -RTSH when not in use.	
-RTSH	О	39	Ready-to-Send Host: -RTSH is active only when host hardware flow control is enabled. When -RTSH is LOW, flow control is enabled for the host serial port, i.e., the host may transmit to iChip. When -RTSH is HIGH, iChip indicates that its receiver is busy and cannot receive data from host. Connect -RTSH to -CTSH when not in use.	

3.2.3 iChip Serial Modem Signals

Signal	Type	Pin No.	Description	
TXDM	О	29	Transmit Data Modem: This pin provides asynchronous serial transmit data to the modem from the modem serial port.	
RXDM	I	30	Receive Data Modem: This pin provides asynchronous serial receive data from the modem to the modem serial port. When not used, this pin should be pulled up to VDDi/o.	
-CTSM	I	36	Clear-to-Send Modem: -CTSM is active only when modem hardware flow control is enabled. When -CTSM is LOW, flow control is enabled for the modem serial port, i.e., iChip may transmit to the modem. When -CTSM is HIGH, iChip stops transmitting to the modem. Connect -CTSM to -RTSM when not in use.	
-RTSM	O	1	Ready-to-Send Modem: -RTSM is active only when modem hardware flow control is enabled. When -RTSM is LOW, flow control is enabled for the modem serial port, i.e., the modem may transmit to iChip. When -RTSM is HIGH, iChip indicates that its receiver is busy and cannot receive data from modem. Connect -RTSM to -CTSM when not in use.	
-DSRM	I	32	Data Set Ready Modem: When -DSRM is LOW, it indicates that the modem is attached and ready to communicate with iChip. Connect -DSRM to GND when not in use.	
-DTRM	О	2	Data Terminal Ready Modem: When -DTRM is LOW, it indicates to the modem that iChip is attached and ready to communicate.	
-CDM	I	33	Carrier Detect Modem: This pin indicates to iChip that the modem detects a carrier signal. When not used, this pin should be pulled down to GND.	
-RIM	I	46	Ring Indicator Modem: this pin indicates to iChip that modem is ringing. When not used, this pin should be pulled down to GND.	

3.2.4 iChip SPI Signals (For Future Use)

Signal	Туре	Pin No.	Description
SCK	I/O	22	Serial Clock: Clock signal used to synchronize the transfer of data across the SPI interface. The SPI is always driven by the master and received by the slave. The clock is programmable to be active high or active low. The SPI is only active during a data transfer. Any other time, it is either in its inactive state, or tri-stated.
MISO	I/O	23	Master In Slave Out: The MISO signal is a unidirectional signal used to transfer serial data from the slave to the master. When a device is a slave, serial data is output on this signal. When a device is a master, serial data is input on this signal. When a slave device is not selected, the slave drives the signal high impedance.
MOSI	I/O	24	Master Out Slave In: The MOSI signal is a unidirectional signal used to transfer serial data from the master to the slave. When a device is a master, serial data is output on this signal. When a device is a slave, serial data is input on this signal.
SSEL	I	28	Slave Select: The SPI slave select signal is an active low signal that indicates which slave is currently selected to participate in a data transfer. Each slave has its own unique slave select signal input. The SSEL must be low before data transactions begin and normally stays low for the duration of the transaction. If the SSEL signal goes high any time during a data transfer, the transfer is considered to be aborted. In this event, the slave returns to idle, and any data that was received is thrown away. There are no other indications of this exception. This signal is not directly driven by the master. It could be driven by a simple general purpose I/O under software control.

3.2.5 iChip I2C Signals (For Future Use)

Signal	Type	Pin No.	Description
SCL	I/O	18	Serial Clock: 12C clock input and output. The associated port pin has an open drain output in order to conform to 12C specifications. This signal must be pulled up to $VCCi/o$ with $IK\Omega$ resistor.
SDA	I/O	21	Serial Data :I2C data input and output. The associated port pin has an open drain output in order to conform to I2C specifications. This signal must be pulled up to $VCCi/o$ with $IK\Omega$ resistor.

4 Electrical Specifications

4.1 Environmental Specifications

4.1.1 Absolute Maximum Ratings

Parameter	Rating
VDDcore	-0.5 to +2.5 Volts
VDDi/o	-0.5 to +3.6 Volts
Vin ¹	-0.5 to +VDDi/o+0.5 Volts
Vin ²	-0.5 to +6.0 Volts
Operating temperature	-40° to +85°C (-40° to 185° F)
Storage temperature	-40°C to 125°C (-40° to 257°F)

¹For -RESIN, X1 pins.

Table 4-1 Environmental Specifications – Maximum Ratings

4.1.2 DC Operating Characteristics

Parameter	Min	Typical	Max	Units
VDDi/o	3.0	3.3	3.6	Volts
VDDcore	1.65	1.8	1.95	Volts
X1 input, -RESIN	0		VDDcore	Volts
Vinput ¹	0		5.5	Volts
Voutput	0		VDDi/o	Volts
High-level Input ¹	2.0			Volts
Low-level Input ¹			0.8	Volts
High-level Output @4mA	VDDi/o-0.4			Volts
Low-level Output @4mA			0.4	Volts
Input leakage current			3	μΑ
Power supply current from		20	30	mA
VDDcore (Operating Mode)				
Power supply current from		10		uA
VDDcore (Sleep Mode)				
Power supply current from		TBD		uA
VDDi/o (Operating Mode)				
Power supply current from		TBD		uA
VDDi/o (Power Save Mode)				
Input Capacitance		TBD		pF

Table 4-2 DC Operating Characteristics

Notes: ¹ all other pins.

² For all other Input pins.

5 Mechanical Dimensions




Figure 2: Mechanical Dimensions

Note: All measurements in millimeters.