#### **Features**

- . Operating Range from 5V to 27V
- Baud Rate up to 20Kbaud
- LIN Physical Layer According to LIN Specification 2.0, 2.1 and SAEJ2602-2
- Fully Compatible with 3.3V and 5V Devices
- TXD Dominant Timeout Timer
- · Normal and Sleep Mode
- Wake-up Capability via LIN Bus (90µs Dominant)
- Very Low Standby Current During Sleep Mode (10μA)
- Bus Pin is Overtemperature and Short-circuit Protected Versus GND and Battery
- LIN Input Current < 2µA if VBAT Is Disconnected
- Overtemperature Protection
- High EMC Level
- Interference and Damage Protection According to ISO/CD 7637
- Fulfills the OEM Hardware Requirements for LIN in Automotive Applications Rev. 1.1
- Transceiver 2: Additional INH High Side Switch Output and High Voltage WAKE Input

## 1. Description

The Atmel<sup>®</sup> ATA6670 is a fully integrated Dual-LIN transceiver complying with the LIN specification 2.0, 2.1, and SAEJ2602-2. There are two completely independent and separated LIN transceivers integrated in one package (only the GND pins GND1 and GND2 are internally connected). Each of them interfaces with the LIN protocol handler and the physical layer.

The two LIN transceivers are nearly identical, the only difference is an additional WAKE input and an INH output at transceiver 2.

The device is designed to handle the low-speed data communication in vehicles, for example, in convenience electronics. Improved slope control at the LIN driver ensures secure data communication up to 20Kbaud. Sleep mode guarantees minimal current consumption for each transceiver even in the case of a floating bus line or a short-circuit on the LIN bus to GND. The Atmel ATA6670 features advanced EMI and ESD performance.




# Dual LIN Transceiver

Atmel ATA6670





Figure 1-1. Block Diagram



# 2. Pin Configuration

Figure 2-1. Pinning DFN14




Table 2-1. Pin Description

Pin	Symbol	Function			
1	RXD1	Receives data output 1 (open drain)			
2	EN1	Enables Normal mode 1. When the input is open or low, transceiver 1 is in Sleep mode.			
3	3 TXD1 Transmits data input 1				
4	4 RXD2 Receives data output 2 (open drain)				
5	5 EN2 Enables Normal mode 2. When the input is open or low, transceiver 2 is in Sleep mode.				
6	6 WAKE2 High voltage input for local wake-up request. If not needed, connect directly to VS2				
7	7 TXD2 Transmits data input 2. Active low output (strong pull-down) after a local wake-up request at transce				
8	GND2	Ground 2			
9	LIN2	LIN bus line 2 input/output			
10	VS2	Battery supply 2			
11	INH2	VS2- related high-side switch output for controlling an external load, such as a voltage divider			
12	GND1	Ground 1			
13	LIN1	LIN bus line 1 input/output			
14	VS1	Battery supply 1			





## 3. Functional Description

The functions described in the following text apply to each LIN transceiver. Therefore, if pin LIN is stated, this applies to each of the two receivers (LIN1 and LIN2), which work completely independently. The only internal connection is between GND1 and GND2. The functions only available at transceiver 2 are marked accordingly.

### 3.1 Physical Layer Compatibility

Since the LIN physical layer is independent of higher LIN layers (e.g., the LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes, which are based on older versions (i.e., LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3) without any restrictions.

### 3.2 Supply Pin (VS)

Undervoltage detection is implemented to disable transmission if VS falls to a value below 5V in order to avoid false bus messages. After switching on VS, the corresponding transceiver switches to Fail-safe mode. The supply current for each transceiver in Sleep mode is typically  $10\mu A$ .

### 3.3 Ground Pin (GND)

The Atmel ATA6670 does not affect the LIN bus in case of GND disconnection. It is able to handle a ground shift up to 11.5% of  $V_{\rm S}$ .

### 3.4 Bus Pin (LIN)

A low-side driver with internal current limitation and thermal shutdown and an internal pull-up resistor are implemented as specified for LIN 2.x. The voltage range is from -27V to +40V. This pin exhibits no reverse current from the LIN bus to  $V_S$ , even in case of a GND shift or  $V_{Batt}$  disconnection. The LIN receiver thresholds are compatible with the LIN protocol specification. The fall time (from recessive to dominant) and the rise time (from dominant to recessive) are slope-controlled. The output has a self-adapting short-circuit limitation; in other words, during current limitation, the current decreases in proportion to an increase in chip temperature.

Note: The internal pull-up resistor is only active in normal and Fail-safe mode.

## 3.5 Input/Output Pin (TXD)

In Normal mode the TXD pin is the microcontroller interface to control the state of the LIN output. TXD must be at low level in order to have a low LIN bus. If TXD is high, the LIN output transistor is turned off and the bus is in recessive state. The TXD pin is compatible with both a 3.3V and 5V supply.

Only for the LIN transceiver 2: The TXD 2 pin is used in Fail-safe mode as an output in order to signal the wake-up source (see Section 3.14 "Wake- up Source Recognition (Only available at Transceiver 2)" on page 10). The TXD output is current limited to < 8mA.

#### 3.6 TXD Dominant Time-out Function

The TXD input has an internal pull-down resistor. An internal timer prevents the bus line from being driven permanently in dominant state. If TXD is forced to low longer than  $t_{DOM} > 70 \text{ms}$ , the LIN pin is switched off (recessive mode). To reset this mode, switch TXD to high (> 10 $\mu$ s) before switching LIN to dominant again.

# 4 Atmel ATA6670 i

## 3.7 Output Pin (RXD)

This pin reports the state of the LIN bus to the microcontroller. LIN high (recessive) is reported by a high level at RXD, LIN low (dominant) is reported by a low voltage at RXD. The output is an open drain, therefore it is compatible with a 3.3V or 5V power supply. The AC characteristics are defined with a pull-up resistor of  $5k\Omega$  to 5V and a load capacitor of 20pF. The output is short current protected. In Unpowered mode ( $V_S = 0V$ ) RXD is switched off. For ESD protection a Zener diode is integrated with  $V_Z = 6.1V$ .

### 3.8 Enable Input Pin (EN)

This pin controls the operation mode of the LIN transceiver. If EN = 1, the LIN transceiver is in Normal mode, with the transmission path from TXD to LIN and from LIN to RXD both active. At a falling edge on EN, while TXD is already set to high, the device is switched to Sleep mode and no transmission is possible. In Sleep mode, the LIN bus pin is connected to  $V_{\rm S}$  with a weak pull-up current source. The device can transmit only after being woken up. During Sleep mode the device is still supplied from the battery voltage. The supply current is typically 10 $\mu$ A. The pin EN provides a pull-down resistor in order to force the transceiver into Sleep mode in case the pin is disconnected.

### 3.9 WAKE-up Input Pin (WAKE2, Only Available at Transceiver 2)

This pin is a high-voltage input used to wake up the transceiver 2 from Sleep mode. It is usually connected to an external transistor or a switch to generate a local wake-up. A pull-up current source with typically  $-10\mu A$  is implemented as well as a debounce timer with a typical debounce time of 35 $\mu$ s.

Even if the WAKE2 pin is pulled to GND, it is possible to switch the transceiver 2 into Sleep mode.

If a local wake-up is not needed in the application, pin WAKE2 can be connected directly to pin VS2.

## 3.10 INH Output Pin (INH2, only available at Transceiver 2)

This pin is used to control an external load or to switch the LIN master pull-up resistor on/off at pin LIN2. The inhibit pin provides an internal switch towards VS2 which is protected by temperature monitoring. If transceiver 2 is in normal or Fail-safe mode, the inhibit high-side switch is turned on. When the transceiver 2 is in Sleep mode, the inhibit switch is turned off, thus disabling the connected external devices.

A wake-up event on LIN2 or at pin WAKE2 puts the transceiver 2 into Fail-safe mode and as a result the INH2 switches to the VS2 level. After a system power-up (VS2 rises from zero), the pin INH2 switches automatically to the VS2 level.





### 3.11 Operation Modes

Normal mode

This is the normal transmitting and receiving mode. All features are available.

#### 2. Sleep mode

In this mode the transmission path is disabled and the device is in low power mode. Supply current from  $V_{\text{Batt}}$  is typically  $10\mu\text{A}$ . A wake-up signal (either from the LIN bus or the WAKE2 input) is detected and switches the corresponding transceiver to Fail-safe mode. If EN then switches to high, Normal mode is activated. Input debounce timers at pin WAKE2 ( $t_{\text{WAKE}}$ ), LIN ( $t_{\text{BUS}}$ ) and EN ( $t_{\text{sleep,tnom}}$ ) prevent undesirable wake-up events due to automotive transients or EMI. The internal termination between pin LIN and pin VS is disabled. Only a weak pull-up current (typical  $10\mu\text{A}$ ) between pin LIN and pin VS is present. Sleep mode can be activated independently of the current level on pin LIN.

#### 3. Fail-safe mode

At system power-up or after a wake-up event, the transceiver automatically switches to Fail-safe mode. When VS2 exceeds 5V, the transceiver 2 switches the INH2 pin to the VS2 level. LIN communication is switched off. The microcontroller of the application then confirms Normal mode by setting the EN pin to high.

Figure 3-1. Operating Modes




Table 3-1. Table of Modes

Operating Mode	Transceiver	RXD	LIN
Fail-safe	Off	High, except after wake-up Recessiv	
Normal	On	LIN-depending	TXD-depending
Sleep	Off	High-ohmic	Recessive

### 3.12 Remote Wake-up via Dominant Bus State

A voltage lower than the LIN pre-wake detection VLINL at pin LIN activates the internal LIN receiver and starts the wake-up detection timer.

A falling edge at pin LIN, followed by a dominant bus level  $V_{BUSdom}$  maintained for a certain period of time (>  $t_{BUS}$ ) and a rising edge at pin LIN results in a remote wake-up request. The transceiver switches to Fail-safe mode, at transceiver 2 the INH2 output is activated (switches to VS2) and the internal termination resistor is switched on. The remote wake-up request is indicated by a low level at pin RXD to interrupt the microcontroller (see Figure 3-2).




Figure 3-2. LIN Wake-up Waveform Diagram

In Sleep mode the device has a very low current consumption even during short-circuits or floating conditions on the bus. A floating bus can arise if the master pull-up resistor is missing, e.g., it is switched off when the LIN master is in Sleep mode or even if the power supply of the master node is switched off.


In order to minimize the current consumption  $I_{VS}$  during voltage levels at the LIN pin below the LIN pre-wake threshold, the receiver is activated only for a specific time  $t_{mon}$ . If  $t_{mon}$  elapses while the voltage at the bus is lower than pre-wake detection low ( $V_{LINL}$ ) and higher than the LIN-dominant level, the receiver is switched off again and the circuit reverts to Sleep mode. The current consumption is then the result of  $I_{VSsleep}$  plus  $I_{LINwake}$ . If a dominant state is reached on the bus, no wake-up will occur. Even if the voltage rises above the pre-wake detection high ( $V_{LINH}$ ), the IC will stay in Sleep mode (see Figure 3-3 on page 8).

This means the LIN bus must be above the pre-wake detection threshold  $V_{\text{LINH}}$  for a few microseconds before a new LIN wake-up is possible.






Figure 3-3. Floating LIN Bus During Sleep Mode



If the Atmel<sup>®</sup> ATA6670 is in Sleep mode and the voltage level at the LIN is in dominant state  $(V_{LIN} < V_{BUSdom})$  for a period of time exceeding  $t_{mon}$  (during a short circuit at LIN, for example), the IC switches back to Sleep mode. The VS current consumption then consists of  $I_{VSsleep}$  plus  $I_{LINWAKE}$ . After a positive edge at pin LIN the IC switches directly to Fail-safe mode (see Figure 3-4).

Figure 3-4. Short-circuit to GND on the LIN Bus During Sleep Mode



## 3.13 Local WAKE-up via Pin WAKE2 (Only Available at Transceiver 2)

A falling edge at pin WAKE2 followed by a low level maintained for a certain period of time (>  $t_{WAKE}$ ) results in a local wake-up request. According to ISO 7637, the wake-up time ensures that no transients create a wake-up. The transceiver 2 then switches to Fail-safe mode. Pin INH2 is activated (switches to VS2) and the internal slave termination resistor is switched on. The local wake-up request is indicated by a low level at pin RXD for interrupting the microcontroller and by a strong pull-down at pin TXD. (see Figure 3-5).

The voltage threshold for a wake-up signal is 3V below the VS2 voltage with an output current of typically  $-3\mu$ A. Even in the case of a continuos low at pin WAKE2 it is possible to switch the transceiver 2 into Sleep mode via a low level at pin EN2. The transceiver 2 will remain in Sleep mode for an unlimited time. To generate a new wake-up at pin WAKE2, a high signal for >  $6\mu$ s is required. A negative edge then restarts the wake-up filtering time.




Figure 3-5. LIN Transceiver 2: Wake-up from Wake-up Switch (WAKE2)



## 3.14 Wake- up Source Recognition (Only available at Transceiver 2)

Transceiver 2 can distinguish between a local wake-up request at pin WAKE2 and a remote wake-up request via LIN 2. The wake-up source can be read at pin TXD in Fail-safe mode. If an external pull up resistor (typ.  $5k\Omega$ ) has been added on pin TXD2 to the power supply of the microcontroller, a high level indicates a remote wake-up request (weak pull down at pin TXD2), a low level indicates a local wake-up request (strong pull down at pin TXD2).

The wake-up request flag (indicated at pin RXD2) as well as the wake-up source flag (indicated at pin TXD2) are immediately reset if the microcontroller sets pin EN2 to high (see Figure 3-5 on page 9).

#### 3.15 Fail-safe Features

- During a short-circuit at LIN to V<sub>Battery</sub>, the output limits the output current to IBUS\_LIM.
   Due to the power dissipation, the chip temperature exceeds T<sub>off</sub>, and the LIN output is switched off. The chip cools down and after a hysteresis of T<sub>hys</sub> it switches the output on again.
- During a short-circuit from LIN to GND the transceiver can be switched into Sleep mode and even in this case the current consumption is lower than 45µA. If the short-circuit disappears, the transceiver starts with a remote wake-up.
- If a transceiver is in Sleep mode and a floating condition occurs on the bus, the transceiver automatically switches back to Sleep mode, thus decreasing current consumption to less than 45µA in this case.
- The reverse current is < 2μA at pin LIN during loss of V<sub>BAT</sub>; this is optimal behavior for bus systems where some slave nodes are supplied from battery or ignition.
- Pin EN provides a pull-down resistor to force the transceiver into Sleep mode if EN is disconnected.
- Pin RXD is set to floating if V<sub>BAT</sub> is disconnected.
- Pin TXD provides a pull-down resistor to provide a static low if TXD is disconnected.
- After switching the LIN transceiver into Normal mode the TXD pin must be pulled to high longer than 10µs in order to activate the LIN driver. This feature prevents the bus from being driven into dominant state when the LIN transceiver is switched into Normal mode and TXD is low.
- The INH2 output transistor at transceiver 2 is protected by temperature monitoring

## 4. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Min.	Тур.	Max.	Unit
V <sub>S1</sub> , V <sub>S2</sub> - Continuous supply voltage		-0.3		+40	V
WAKE2 - DC and transient voltage (with 2.7kΩ serial resistor) - Transient voltage according to ISO7637 (coupling 1nF)		-27 -150		+40 +100	V V
Logic pins (RXD1, RXD2, TXD1, TXD2, EN1, EN2)		-0.3		+5.5	V
LIN1, LIN2 - DC voltage - Transient voltage according to ISO7637 (coupling 1nF)		-27 -150		+40 +100	V V
INH2 - DC voltage		-0.3		V <sub>S2</sub> + 0.3	V
ESD according to IBEE LIN EMC Test specification 1.0 following IEC 61000-4-2 - Pin VS1, VS2, LIN1, LIN2 to GND - Pin WAKE2 (2.7kΩ serial resistor)		±8 ±6			KV KV
ESD HBM following STM5.1 with 1.5k $\Omega$ / 100pF - Pin VS1, VS2, LIN1, LIN2, WAKE2, INH2 to GND		±6			KV
HBM ESD ANSI/ESD-STM5.1 JESD22-A114 AEC-Q100 (002)		±3			KV
CDM ESD STM 5.3.1		±750			V
Machine model ESD AEC-Q100-Rev.F (003)		±200			V
Junction temperature	T <sub>j</sub>	-40		+150	°C
Storage temperature	T <sub>stg</sub>	-55		+150	°C

## 5. Thermal Characteristics

Parameters	Symbol	Min.	Тур.	Max.	Unit
Thermal resistance junction to heat slug	$R_{thJC}$		8		K/W
Thermal resistance junction to ambient, where heat slug is soldered to PCB according to Jedec	R <sub>thJA</sub>		45		K/W
Thermal shutdown	T <sub>off</sub>	150	165	180	°C
Thermal shutdown hysteresis	T <sub>hys</sub>	5	10	20	°C





## 6. Electrical Characteristics

 $5V < V_S < 27V$ ,  $T_j = -40^{\circ}C$  to  $+150^{\circ}C$ ; the values below are valid for each of the two nearly identical integrated LIN transceivers unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1	V <sub>S</sub> Pin								
1.1	DC voltage range nominal		VS	Vs	5	13.5	27	V	Α
		Sleep mode $V_{LIN} > V_S - 0.5V$ $V_S < 14V$	VS	I <sub>VSsleep</sub>		10	20	μА	А
1.2	Supply current in Sleep mode	Sleep mode, bus shorted to GND $V_{LIN} = 0V$ $V_{S} < 14V$	VS	I <sub>VSsleep_sc</sub>		23	45	μА	А
1.3		Bus recessive V <sub>S</sub> < 14V	VS	I <sub>VSrec</sub>		0.9	1.3	mA	Α
1.4	Supply current in Normal mode	Bus dominant $V_S < 14V$ Total bus load > $500\Omega$	vs	I <sub>VSdom</sub>		1.2	2	mA	А
1.5	Supply current in Fail-safe mode	Bus recessive V <sub>S</sub> < 14V	VS	I <sub>VSfail</sub>	0.5		1.1	mA	А
1.6	V <sub>S</sub> undervoltage threshold on		VS	$V_{Sth}$	4		4.95	V	Α
1.7	V <sub>S</sub> undervoltage threshold off		VS	$V_{Sth}$	4.05		5	V	Α
1.8	V <sub>S</sub> undervoltage threshold hysteresis		VS	V <sub>Sth_hys</sub>	50		500	mV	Α
2	RXD Output Pin (Open Drain)			+	<del>!</del>	+			
2.1	Low-level output sink current	Normal mode V <sub>LIN</sub> = 0V, V <sub>RXD</sub> = 0.4V	RXD	I <sub>RXDL</sub>	1.3	2.5	8	mA	Α
2.2	RXD saturation voltage	$5$ -k $\Omega$ pull-up resistor to 5V	RXD	Vsat <sub>RXD</sub>			0.4	V	Α
2.3	High-level leakage current	Normal mode $V_{LIN} = V_{BAT}$ , $V_{RXD} = 5V$	RXD	I <sub>RXDH</sub>	-3		+3	μΑ	Α
2.4	ESD Zener diode	$I_{RXD} = 100\mu A$	RXD	VZ <sub>RXD</sub>	5.8		8.6	V	Α
3	TXD Input/Output Pin			1	I.	1	1		
3.1	Low-level voltage input		TXD	$V_{TXDL}$	-0.3		+0.8	V	Α
3.2	High-level voltage input		TXD	$V_{TXDH}$	2		7	V	Α
3.3	Pull-down resistor	$V_{TXD} = 5V$	TXD	R <sub>TXD</sub>	125	250	600	kΩ	Α
3.4	Low-level leakage current	$V_{TXD} = 0V$	TXD	I <sub>TXD_leak</sub>	-3		+3	μΑ	Α
3.5	Low-level output sink current (only available at transceiver 2)	Transceiver 2: Fail-safe mode, local wake-up V <sub>TXD2</sub> = 0.4V V <sub>LIN2</sub> = V <sub>BAT</sub>	TXD2	I <sub>TXD2</sub>	1.3	2.5	8	mA	А
4	EN Input Pin							1	
4.1	Low-level voltage input		EN	V <sub>ENL</sub>	-0.3		+0.8	V	Α
4.2	High-level voltage input		EN	V <sub>ENH</sub>	2		7	V	Α
4.3	Pull-down resistor	V <sub>EN</sub> = 5V	EN	R <sub>EN</sub>	125	250	600	kΩ	Α
4.4	Low-level input current	$V_{EN} = 0V$	EN	I <sub>EN</sub>	-3		+3	μΑ	Α

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

## 6. Electrical Characteristics (Continued)

 $5V < V_S < 27V$ ,  $T_j = -40$ °C to +150°C; the values below are valid for each of the two nearly identical integrated LIN transceivers unless otherwise specified.

INH 2 Output Bin (Only Availab					Тур.	1	1	Type*
INT 2 Output Pill (Olly Availab	le at Transceiver 2)						•	•
High-level voltage	Normal or Fail-safe mode I <sub>INH2</sub> = -15mA	INH2	V <sub>INH2H</sub>	V <sub>S2</sub> – 0.75		V <sub>S2</sub>	V	Α
Switch-on resistance between VS2 and INH2	Normal or Fail-safe mode	INH2	R <sub>INH2</sub>		30	50	Ω	Α
Leakage current	Transceiver 2 in Sleep mode $V_{INH2} = 0V/27V$ , $V_{S2} = 27V$	INH2	I <sub>INH2L</sub>	-3		+3	μΑ	А
WAKE2 Input Pin (only availabl	e at Transceiver 2)							
High-level input voltage		WAKE2	V <sub>WAKE2H</sub>	V <sub>S2</sub> – 1V		V <sub>S2</sub> + 0.3V	V	Α
Low-level input voltage	I <sub>WAKE2</sub> = typically -3μA	WAKE2	V <sub>WAKE2L</sub>	-1V		V <sub>S2</sub> – 3.3V	V	Α
Wake2 pull-up current	V <sub>S2</sub> < 27V	WAKE2	I <sub>WAKE2</sub>	-30	-10		μΑ	Α
High-level leakage current	V <sub>S2</sub> = 27V, V <sub>WAKE2</sub> = 27V	WAKE2	I <sub>WAKE2</sub>	<b>-</b> 5		+5	μΑ	Α
LIN Bus Driver	1	I.			I .	l		
Driver recessive output voltage	$R_{LOAD} = 500\Omega/1 k\Omega$	LIN	V <sub>BUSrec</sub>	0.9 × V <sub>S</sub>		Vs	V	Α
Driver dominant voltage V_BUSdom_DRV_LoSUP	$V_{VS} = 7V$ , $R_{load} = 500\Omega$	LIN	V_LoSUP			1.2	V	Α
Driver dominant voltage V_BUSdom_DRV_HISUP	$V_{VS} = 18V$ , $R_{load} = 500\Omega$	LIN	$V_{ ext{HiSUP}}$			2	V	Α
Driver dominant voltage V_BUSdom_DRV_LoSUP	$V_{VS} = 7V$ , $R_{load} = 1000\Omega$	LIN	V_LoSUP_1k	0.6			V	Α
Driver dominant voltage V <sub>BUSdom_DRV_HiSUP</sub>	$V_{VS} = 18V, R_{load} = 1000\Omega$	LIN	V_HiSUP_1k_	0.8			V	Α
Pull-up resistor to V <sub>S</sub>	The serial diode is mandatory	LIN	R <sub>LIN</sub>	20	30	47	kΩ	Α
Voltage drop at the serial diodes	In pull-up path with $R_{slave}$ $I_{SerDiode} = 10mA$	LIN	V <sub>SerDiode</sub>	0.4		1.0	V	D
LIN current limitation V <sub>BUS</sub> = V <sub>BAT_max</sub>		LIN	I <sub>BUS_LIM</sub>	40	120	200	mA	Α
Input leakage current at the receiver, including pull-up resistor as specified	Input leakage current driver off V <sub>BUS</sub> = 0V, V <sub>S</sub> = 12V	LIN	I <sub>BUS_PAS_dom</sub>	-1			mA	А
Leakage current LIN recessive	Driver off $8V < V_{BAT} < 18V$ $8V < V_{BUS} < 18V$ $V_{BUS} \ge V_{BAT}$	LIN	I <sub>BUS_PAS_rec</sub>		10	20	μА	А
Leakage current at ground loss; control unit disconnected from ground; loss of local ground must not affect communication in the residual network	$GND_{Device} = V_S$ $V_{BAT} = 12V$ $0V < V_{BUS} < 18V$	LIN	I <sub>BUS_NO_Gnd</sub>	-10	+0.5	+10	μΑ	А
	Switch-on resistance between VS2 and INH2  Leakage current  WAKE2 Input Pin (only available High-level input voltage  Low-level input voltage  Wake2 pull-up current  High-level leakage current  LIN Bus Driver  Driver recessive output voltage  Driver dominant voltage  V_BUSdom_DRV_LoSUP  Driver dominant voltage  V_BUSdom_DRV_HISUP  Driver dominant voltage  V_BUSdom_DRV_LoSUP  Driver dominant voltage  V_BUSdom_DRV_LoSUP  Driver dominant voltage  V_BUSdom_DRV_LoSUP  Driver dominant voltage  V_BUSdom_DRV_HISUP  Pull-up resistor to V <sub>S</sub> Voltage drop at the serial diodes  LIN current limitation  V_BUS = V_BAT_max  Input leakage current at the receiver, including pull-up resistor as specified  Leakage current LIN recessive  Leakage current at ground loss; control unit disconnected from ground; loss of local ground must not affect communication in the	$   I_{INH2} = -15 \text{mA} \\    Switch-on resistance between VS2 and INH2} \\   Leakage current                                   $	Filigh-level voltage   I_{INH2} = -15mA   INH2   Switch-on resistance between   VS2 and INH2   IN	$   \text{Filgn-level Voltage} \\   \text{Switch-on resistance between} \\   \text{Normal or Fail-safe mode} \\   \text{VS2 and INH2} \\   \text{Leakage current} \\   \text{Transceiver 2 in Sleep mode} \\   \text{V}_{\text{INH2}} = \text{OV/27V}, \text{V}_{\text{S2}} = 27V \\   \text{INH2} \\   \text{INH2} \\   \text{WAKE2 Input Pin (only available at Transceiver 2)} \\   \text{High-level input voltage} \\   \text{Low-level input voltage} \\   \text{Low-level input voltage} \\   \text{Low-level input voltage} \\   \text{Low-level leakage current} \\   \text{V}_{\text{S2}} < 27V \\   \text{WAKE2} \\   \text{V}_{\text{WAKE2}} \\   \text{WAKE2} \\   \text{V}_{\text{WAKE2}} \\   \text{WAKE2} \\   \text{V}_{\text{WAKE2}} $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Figh-level voltage   I_{INH2} = -15mA   INH2   V_{INH2H}   0.75   Switch-on resistance between   Normal or Fail-safe mode   INH2   R_{INH2}   0.75   30		$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





# 6. Electrical Characteristics (Continued)

 $5V < V_S < 27V$ ,  $T_j = -40^{\circ}C$  to  $+150^{\circ}C$ ; the values below are valid for each of the two nearly identical integrated LIN transceivers unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
7.12	Leakage current at loss of battery, node has to sustain the current that can flow under this condition, bus must remain operational under this condition	V <sub>BAT</sub> disconnected V <sub>SUP_Device</sub> = GND 0V < V <sub>BUS</sub> < 18V	LIN	I <sub>BUS_NO_Bat</sub>		0.1	2	μΑ	А
7.13	Capacitance on pin LIN to GND		LIN	C <sub>LIN</sub>			20	pF	D
8	LIN Bus Receiver								
8.1	Center of receiver threshold	$V_{BUS\_CNT} = (V_{th\_dom} + V_{th\_rec}) / 2$	LIN	V <sub>BUS_CNT</sub>	0.475× V <sub>S</sub>	0.5 × V <sub>S</sub>	0.525 × V <sub>S</sub>	V	А
8.2	Receiver dominant state	V <sub>EN</sub> = 5V	LIN	$V_{BUSdom}$	-27		0.4 × V <sub>S</sub>	>	Α
8.3	Receiver recessive state	V <sub>EN</sub> = 5V	LIN	$V_{BUSrec}$	0.6 × V <sub>S</sub>		40	٧	Α
8.4	Receiver input hysteresis	$V_{HYS} = V_{th\_rec} - V_{th\_dom}$	LIN	$V_{BUShys}$	0.028× V <sub>S</sub>	0.1 × V <sub>S</sub>	0.175 × V <sub>S</sub>	٧	Α
8.5	Pre-wake detection LIN high-level input voltage		LIN	V <sub>LINH</sub>	V <sub>S</sub> – 2V		V <sub>S</sub> + 0.3V	V	Α
8.6	Pre-wake detection LIN Low-level input voltage	Switches the LIN receiver on	LIN	V <sub>LINL</sub>	-27V		V <sub>S</sub> – 3.3V	٧	Α
8.7	LIN pre-wake pull-up current	$V_S < 27V$ $V_{LIN} = 0V$	LIN	I <sub>LINWAKE</sub>	-30	-10		μΑ	Α
9	Internal Timers								
9.1	Dominant time for wake-up via LIN bus	V <sub>LIN</sub> = 0V	LIN	t <sub>BUS</sub>	30	90	150	μs	Α
9.2	Debounce time of low pulse for wake-up via pin WAKE2 (only available at transceiver 2).	Transceiver 2: locla wake-up V <sub>WAKE2</sub> = 0V	WAKE2	t <sub>WAKE</sub>	7	35	50	μs	А
9.3	Time delay for mode change from Fail-safe mode to Normal mode via pin EN	V <sub>EN</sub> = 5V	EN	t <sub>norm</sub>	2	7	15	μs	А
9.4	Time delay for mode change from Normal mode into Sleep mode via pin EN	V <sub>EN</sub> = 0V	EN	t <sub>sleep</sub>	7	12	20	μs	В
9.5	TXD dominant time out time	$V_{TXD} = 0V$	TXD	t <sub>dom</sub>	27	55	70	ms	Α
9.6	Monitoring time for wake-up over LIN bus		LIN	t <sub>mon</sub>	6	10	15	ms	Α

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

## 6. Electrical Characteristics (Continued)

 $5V < V_S < 27V$ ,  $T_j = -40$  °C to +150 °C; the values below are valid for each of the two nearly identical integrated LIN transceivers unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
10	LIN Bus Driver AC Parameter with Different Bus Loads Load 1 (small): 1nF, $1k\Omega$ ; Load 2 (large): $10nF$ , $500\Omega$ ; $R_{RXD} = 5k\Omega$ ; $C_{RXD} = 20pF$ ; Load 3 (medium): $6.8nF$ , $660\Omega$ characterized on samples; $10.1$ and $10.2$ specifies the timing parameters for proper operation at $20$ Kbit/s, $10.3$ and $10.4$ at $10.4$ Kbit/s.								
10.1	Duty cycle 1		LIN	D1	0.396				A
10.2	Duty cycle 2	$\begin{aligned} TH_{Rec(min)} &= 0.422 \times V_S \\ TH_{Dom(min)} &= 0.284 \times V_S \\ V_S &= 7.0V \text{ to } 18V \\ t_{Bit} &= 50 \mu s \\ D2 &= t_{bus\_rec(max)}  /  (2 \times t_{Bit}) \end{aligned}$	LIN	D2			0.581		A
10.3	Duty cycle 3	$\begin{aligned} & TH_{Rec(max)} = 0.778 \times V_S \\ & TH_{Dom(max)} = 0.616 \times V_S \\ & V_S = 7.0V \text{ to } 18V \\ & t_{Bit} = 96\mu s \\ & D3 = t_{bus\_rec(min)}  /  (2 \times t_{Bit}) \end{aligned}$	LIN	D3	0.417				A
10.4	Duty cycle 4	$\begin{aligned} TH_{Rec(min)} &= 0.389 \times V_S \\ TH_{Dom(min)} &= 0.251 \times V_S \\ V_S &= 7.0V \text{ to } 18V \\ t_{Bit} &= 96\mu s \\ D4 &= t_{bus\_rec(max)}  /  (2 \times t_{Bit}) \end{aligned}$	LIN	D4			0.590		A
11	Receiver Electrical AC Parameters of the LIN Physical Layer LIN receiver, RXD load conditions: $C_{RXD} = 20pF$ , $R_{pull-up} = 5k\Omega$								
11.1	Propagation delay of receiver (see Figure 6-1 on page 16)	$t_{rec\_pd} = max(t_{rx\_pdr}, t_{rx\_pdf})$ $V_S = 7.0V \text{ to } 18V$	RXD	t <sub>rx_pd</sub>			6	μs	Α
11.2	Symmetry of receiver propagation delay rising edge minus falling edge	$t_{rx\_sym} = t_{rx\_pdr} - t_{rx\_pdf}$ $V_S = 7.0V \text{ to } 18V$	RXD	t <sub>rx_sym</sub>	-2		+2	μs	А

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter



Figure 6-1. Definition of Bus Timing Parameter




Figure 6-2. Typical Application Circuit





Figure 6-3. Application with Minimum External Devices: INH2 Output and WAKE2 Input Not Used






## 7. Ordering Information

Extended Type Number	Package	Remarks
ATA6670-FFQW	DFN14	LIN Transceiver, Pb-free, 6k, taped and reeled.

## 8. Package Information

Figure 8-1. DFN14



# 9. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
9204E-AUTO-11/11	Set datasheet from Preliminary to Standard
9204D-AUTO-10/11	Section 6 "Electrical Characteristics" number 9.2 on page 14 added
9204C-AUTO-09/11	Section 7 "Ordering Information" on page 18 changed
9204B-AUTO-03/11	<ul> <li>Figure 1-1 "Block Diagram" on page 2 changed</li> <li>Section 3.15 "Fail-safe Features" on page 10 changed</li> </ul>





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1)(408) 441-0311

**Fax:** (+1)(408) 487-2600

Atmel Asia Limited

Unit 01-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG

**Tel:** (+852) 2245-6100 **Fax:** (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY

**Tel:** (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN

**Tel:** (+81) (3) 3523-3551 **Fax:** (+81) (3) 3523-7581

© 2011 Atmel Corporation. All rights reserved. / Rev.: 9204E-AUTO-11/11

Atmel<sup>®</sup>, Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTILA, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.