

74AHC74; 74AHCT74

Dual D-type flip-flop with set and reset; positive-edge trigger

Rev. 05 — 9 June 2008

Product data sheet

1. General description

The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data inputs (D), clock inputs (CP), set inputs (\overline{SD}) and reset inputs (\overline{RD}). It also has complementary outputs (Q and \overline{Q}).

The set and reset are asynchronous active LOW inputs that operate independent of the clock input. Information on the data input is transferred to the Q output on the LOW to HIGH transition of the clock pulse. The data inputs must be stable one set-up time prior to the LOW to HIGH clock transition for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

2. Features

- Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accept voltages higher than V_{CC}
- Input levels:
 - ◆ For 74AHC74: CMOS level
 - ◆ For 74AHCT74: TTL level
- ESD protection:
 - ◆ HBM EIA/JESD22-A114E exceeds 2000 V
 - ◆ MM EIA/JESD22-A115-A exceeds 200 V
 - ◆ CDM EIA/JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40°C to $+85^{\circ}\text{C}$ and from -40°C to $+125^{\circ}\text{C}$

3. Ordering information

Table 1. Ordering information

Type number	Package	Temperature range	Name	Description	Version
74AHC74					
74AHC74D	—40 °C to +125 °C	SO14		plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74AHC74PW	—40 °C to +125 °C	TSSOP14		plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74AHC74BQ	—40 °C to +125 °C	DHVQFN14		plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	SOT762-1
74AHCT74					
74AHCT74D	—40 °C to +125 °C	SO14		plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74AHCT74PW	—40 °C to +125 °C	TSSOP14		plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74AHCT74BQ	—40 °C to +125 °C	DHVQFN14		plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	SOT762-1

4. Functional diagram







Fig 1. Functional diagram



5. Pinning information

5.1 Pinning




Fig 5. Pin configuration SO14 and TSSOP14




Fig 6. Pin configuration DHVQFN14

Transparent top view

- (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as supply pin or input.

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1RD	1	asynchronous reset direct input (active LOW)
1D	2	data input
1CP	3	clock input (LOW to HIGH, edge-triggered)
1SD	4	asynchronous set direct input (active LOW)
1Q	5	true flip-flop output
1Q-bar	6	complement flip-flop output
GND	7	ground (0 V)
2Q-bar	8	complement flip-flop output
2Q	9	true flip-flop output
2SD	10	asynchronous set direct input (active LOW)
2CP	11	clock input (LOW to HIGH, edge-triggered)
2D	12	data input
2RD	13	asynchronous reset direct input (active LOW)
VCC	14	supply voltage

6. Functional description

Table 3. Function table^[1]

Control			Input	Output			
nSD	nRD	nCP	nD	nQ	nQ̄	nQ _{n+1}	nQ̄ _{n+1}
L	H	X	X	H	L	L	H
H	L	X	X	L	H	H	L
L	L	X	X	H	H	-	-
H	H	↑	L	-	-	L	H
H	H	↑	H	-	-	H	L

- [1] H = HIGH voltage level;
- L = LOW voltage level;
- ↑ = LOW to HIGH transition;
- Q_{n+1} = state after the next LOW to HIGH CP transition;
- X = don't care.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
V _I	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V	[1] -20	-	mA
I _{OK}	output clamping current	V _O < -0.5 V or V _O > V _{CC} + 0.5 V	[1] -20	+20	mA
I _O	output current	V _O = -0.5V to (V _{CC} + 0.5 V)	-25	+25	mA
I _{CC}	supply current		-	+75	mA
I _{GND}	ground current		-75	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C	[2] -	500	mW

- [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- [2] For SO14 packages: above 70 °C the value of P_{tot} derates linearly at 8 mW/K.
For TSSOP14 packages: above 60 °C the value of P_{tot} derates linearly at 5.5 mW/K.
For DHVQFN14 packages: above 60 °C the value of P_{tot} derates linearly at 4.5 mW/K.

8. Recommended operating conditions

Table 5. Operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
74AHC74						
V _{CC}	supply voltage		2.0	5.0	5.5	V
V _I	input voltage		0	-	5.5	V
V _O	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 3.0 V to 3.6 V	-	-	100	ns/V
		V _{CC} = 4.5 V to 5.5 V	-	-	20	ns/V
74AHCT74						
V _{CC}	supply voltage		4.5	5.0	5.5	V
V _I	input voltage		0	-	5.5	V
V _O	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 4.5 V to 5.5 V	-	-	20	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74AHC74										
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
		V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
		V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}								
		I _O = −50 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = −50 μA; V _{CC} = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V
		I _O = −50 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = −4.0 mA; V _{CC} = 3.0 V	2.58	-	-	2.48	-	2.40	-	V
V _{OL}	LOW-level output voltage	I _O = −8.0 mA; V _{CC} = 4.5 V	3.94	-	-	3.80	-	3.70	-	V
		I _O = 50 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 50 μA; V _{CC} = 3.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 50 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		I _O = 8.0 mA; V _{CC} = 4.5 V	-	-	0.36	-	0.44	-	0.55	V

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
I _I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	2.0	-	20	-	40	μA
C _I	input capacitance	V _I = V _{CC} or GND	-	3	10	-	10	-	10	pF
74AHCT74										
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
		I _O = −50 μA	4.4	4.5	-	4.4	-	4.4	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
		I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
I _I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	2.0	-	20	-	40	μA
ΔI _{CC}	additional supply current	per input pin; V _I = V _{CC} − 2.1 V; other pins at V _{CC} or GND; I _O = 0 A; V _{CC} = 4.5 V to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
C _I	input capacitance	V _I = V _{CC} or GND	-	3	10	-	10	-	10	pF

10. Dynamic characteristics

Table 7. Dynamic characteristicsVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 9](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	Min	Max	
74AHC74										
t_{pd}	propagation delay	nCP to nQ, n \bar{Q} ; see Figure 7 [2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$								
		$C_L = 15 \text{ pF}$	-	5.2	11.9	1.0	14.0	1.0	15.0	ns
		$C_L = 50 \text{ pF}$	-	7.4	15.4	1.0	17.5	1.0	19.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
		$C_L = 15 \text{ pF}$	-	3.7	7.3	1.0	8.5	1.0	9.5	ns
		$C_L = 50 \text{ pF}$	-	5.2	9.3	1.0	10.5	1.0	12.0	ns
		n $\bar{S}D$, n $\bar{R}D$ to nQ, n \bar{Q} ; see Figure 8								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$								
		$C_L = 15 \text{ pF}$	-	5.4	12.3	1.0	14.5	1.0	15.5	ns
		$C_L = 50 \text{ pF}$	-	7.7	15.8	1.0	18.0	1.0	20.0	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
		$C_L = 15 \text{ pF}$	-	3.7	7.7	1.0	9.0	1.0	10.0	ns
		$C_L = 50 \text{ pF}$	-	5.3	9.7	1.0	11.0	1.0	12.5	ns
f_{max}	maximum frequency	see Figure 7								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$								
		$C_L = 15 \text{ pF}$	80	125	-	45	-	45	-	MHz
		$C_L = 50 \text{ pF}$	50	75	-	70	-	70	-	MHz
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
		$C_L = 15 \text{ pF}$	130	170	-	110	-	110	-	MHz
		$C_L = 50 \text{ pF}$	90	115	-	75	-	75	-	MHz
t_w	pulse width	CP HIGH or LOW; n $\bar{S}D$, n $\bar{R}D$ LOW; see Figure 7 and 8								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	6.0	-	-	7.0	-	7.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
t_{su}	set-up time	nD to nCP; see Figure 7								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	6.0	-	-	7.0	-	7.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
t_h	hold time	nD to nCP; see Figure 7								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	0.5	-	-	0.5	-	0.5	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.5	-	-	0.5	-	0.5	-	ns
t_{rec}	recovery time	n $\bar{R}D$ to nCP; see Figure 8								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	5.0	-	-	5.0	-	5.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	3.0	-	-	3.0	-	3.0	-	ns

Table 7. Dynamic characteristics ...continuedVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 9](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	Min	Max	
C _{PD}	power dissipation capacitance	f _i = 1 MHz; V _I = GND to V _{CC}	[3]	-	12	-	-	-	-	pF
74AHCT74; V_{CC} = 4.5 V to 5.5 V										
t _{pd}	propagation delay	nCP to nQ, nQ̄; see Figure 7 [2]								
		C _L = 15 pF		-	3.3	7.8	1.0	9.0	1.0	10.0 ns
		C _L = 50 pF		-	4.8	8.8	1.0	10.0	1.0	11.0 ns
		nSD, nRD to nQ, nQ̄; see Figure 7								
		C _L = 15 pF		-	3.7	10.4	1.0	12.0	1.0	13.0 ns
		C _L = 50 pF		-	5.3	11.4	1.0	13.0	1.0	14.5 ns
f _{max}	maximum frequency	see Figure 7								
		C _L = 15 pF	100	160	-	80	-	80	-	MHz
		C _L = 50 pF	80	140	-	65	-	65	-	MHz
t _w	pulse width	CP HIGH or LOW; nSD, nRD LOW; see Figure 7 and 8	5.0	-	-	5.0	-	5.0	-	ns
t _{su}	set-up time	nD to nCP; see Figure 7	5.0	-	-	5.0	-	5.0	-	ns
t _h	hold time	nD to nCP; see Figure 7	0	-	-	0	-	0	-	ns
t _{rec}	recovery time	nRD to nCP; see Figure 8	3.5	-	-	3.5	-	3.5	-	ns
C _{PD}	power dissipation capacitance	f _i = 1 MHz; V _I = GND to V _{CC}	[3]	-	16	-	-	-	-	pF

[1] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).[2] t_{pd} is the same as t_{PLH} and t_{PHL}.[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).


$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;f_o = output frequency in MHz;C_L = output load capacitance in pF;V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

11. Waveforms




Measurement points are given in [Table 8](#).

The shaded areas indicate when the input is permitted to change for predictable output performance.

V_{OL} and V_{OH} are typical voltage output drop that occur with the output load.

Fig 7. Clock pulse width, maximum frequency, set-up times, hold times and input to output propagation delays




Measurement points are given in [Table 8](#).

V_{OL} and V_{OH} are typical voltage output drop that occur with the output load.

Fig 8. Set and reset pulse widths, recovery time and input to output propagation delays

Table 8. Measurement points

Type	Input	Output
	V_M	V_M
74AHC74	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74AHCT74	1.5 V	$0.5 \times V_{CC}$



For test data see [Table 9](#).

Definitions for test circuit:

C_L = Load capacitance including jig and probe capacitance.

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

Fig 9. Load circuitry for switching times


Table 9. Test data

Type	Input		C_L	Test
	V_I	t_r, t_f		
74AHC74	V_{CC}	≤ 3.0 ns	50 pF, 15 pF	t_{PLH}, t_{PHL}
74AHCT74	3.0 V	≤ 3.0 ns	50 pF, 15 pF	t_{PLH}, t_{PHL}

12. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75 0.10	0.25 1.25	1.45 0.36	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.049	0.057 0.014	0.01	0.019 0.0075	0.0100 0.34	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT108-1	076E06	MS-012				99-12-27 03-02-19

Fig 10. Package outline SOT108-1 (SO14)

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1




Fig 11. Package outline SOT402-1 (TSSOP14)

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 x 3 x 0.85 mm

SOT762-1




Fig 12. Package outline SOT762-1 (DHVQFN14)

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AHC_AHCT74_5	20080609	Product data sheet	-	74AHC_AHCT74_4
Modifications:	<ul style="list-style-type: none"> The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Table 6: the conditions for input leakage current have been changed. 			
74AHC_AHCT74_4	20050207	Product data sheet	-	74AHC_AHCT74_3
74AHC_AHCT74_3	20040429	Product specification	-	74AHC_AHCT74_2
74AHC_AHCT74_2	19990923	Product specification	-	74AHC_AHCT74_1
74AHC_AHCT74_1	19990805	Product specification	-	-

15. Legal information

15.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfuction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description	1
2	Features	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	4
5.1	Pinning	4
5.2	Pin description	4
6	Functional description	5
7	Limiting values	5
8	Recommended operating conditions	6
9	Static characteristics	6
10	Dynamic characteristics	8
11	Waveforms	10
12	Package outline	13
13	Abbreviations	16
14	Revision history	16
15	Legal information	17
15.1	Data sheet status	17
15.2	Definitions	17
15.3	Disclaimers	17
15.4	Trademarks	17
16	Contact information	17
17	Contents	18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.