

February 1997 Revised August 2004

### NC7ST32

# TinyLogic® HST 2-Input OR Gate

### **General Description**

The NC7ST32 is a single 2-Input high performance CMOS OR Gate, with TTL-compatible inputs. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation. ESD protection diodes inherently guard both inputs and output with respect to the  $V_{\rm CC}$  and GND rails. High gain circuitry offers high noise immunity and reduced sensitivity to input edge rate. The TTL-compatible inputs facilitate TTL to NMOS/CMOS interfacing. Device performance is similar to MM74HCT but with  $\frac{1}{2}$  the output current drive of HC/HCT.

### **Features**

- Space saving SOT23 or SC70 5-lead package
- Ultra small MlcroPak™ leadless package
- High Speed;  $t_{PD}$  <7 ns typ,  $V_{CC}$  = 5V,  $C_L$  = 15 pF
- $\blacksquare$  Low Quiescent Power;  $I_{CC}$  <1  $\mu A$  typ,  $V_{CC}$  = 5.5V
- Balanced Output Drive; 2 mA I<sub>OL</sub>, -2 mA I<sub>OH</sub>
- TTL-compatible inputs

## **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As	
NC7ST32M5X	MA05B	8S32	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel	
NC7ST32P5X	MAA05A	T32	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel	
NC7ST32L6X	MAC06A	D7	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel	

# **Logic Symbol**



### **Pin Descriptions**

Pin Names	Description
A, B	Inputs
Y	Output
NC	No Connect

### **Function Table**


Y = A + B

Inp	Output				
Α	A B				
L	L	L			
L	Н	Н			
Н	L	Н			
Н	Н	Н			


H = HIGH Logic Level L = LOW Logic Level

 $\label{eq:total_cond} \mbox{TinyLogic@ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MlcroPak$^{\mbox{\tiny M}}$ is a trademark of Fairchild Semiconductor Corporation.} \\$ 

# **Connection Diagrams**



### Pad Assignments for MicroPak



(Top Thru View)

# Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V<sub>CC</sub>) DC Input Diode Current (I<sub>IK</sub>)

 $V_{IN} < -0.5V$ -20 mA  $V_{IN} \ge V_{CC} + 0.5V$ +20 mA DC Input Voltage (V<sub>IN</sub>) -0.5V to  $V_{CC}$  +0.5V

DC Output Diode Current (I<sub>OK</sub>)

 $V_{OUT} < -0.5V$ -20 mA  $V_{OUT} > V_{CC} + 0.5V$ +20 mA

Output Voltage (V<sub>OUT</sub>) -0.5V to  $V_{CC}$  +0.5V

DC Output Source or Sink

Current (I<sub>OUT</sub>) ±12.5 mA

DC V<sub>CC</sub> or Ground Current per

Supply Pin (I $_{\rm CC}$  or I $_{\rm GND}$ ) ±25 mA -65°C to +150°C

Storage Temperature (T<sub>STG</sub>) Junction Temperature (T<sub>J</sub>) 150°C

Lead Temperature (T<sub>L</sub>);

(Soldering, 10 seconds) 260°C

Power Dissipation (PD) @+85°C

SOT23-5 200 mW

SC70-5 150 mW

### **Recommended Operating** Conditions (Note 2)

Supply Voltage 4.5V-5.5V Input Voltage (V<sub>IN</sub>)  $0V-V_{CC}$ Output Voltage (V<sub>OUT</sub>)  $0V-V_{CC}$ -40°C to +85°C

Operating Temperature (T<sub>A</sub>) Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

 $V_{CC} = 5.0V$ 0-500 ns

Thermal Resistance  $(\theta_{JA})$ 

SOT23-5 300°C/W

SC70-5 425°C/W

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifica-

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	V <sub>CC</sub> T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Cymbol	i didilictei	(V)	Min	Тур	Max	Min Max		Office	Conditions	
V <sub>IH</sub>	HIGH Level Input Voltage	4.5-5.5	2.0			2.0		V		
V <sub>IL</sub> LOW Level Input Voltage		4.5-5.5			8.0		0.8	V		
V <sub>OH</sub>	HIGH Level Output Voltage	4.5	4.4	4.5		4.4		V	$I_{OH} = -20 \mu A$ , $V_{IN} = V_{IH}$	
		4.5	4.18	4.35		4.13		V	$I_{OH} = -2 \text{ mA}$	
V <sub>OL</sub>	LOW Level Output Voltage	4.5		0	0.1		0.1	V	$I_{OL} = 20 \mu A$ , $V_{IN} = V_{IL}$	
		4.5		0.10	0.26		0.33	V	$I_{OL} = 2 \text{ mA}$	
I <sub>IN</sub>	Input Leakage Current	5.5			±0.1		±1.0	μΑ	$0 \le V_{IN} \le 5.5V$	
I <sub>CC</sub>	Quiescent Supply Current	5.5			1.0		10.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND	
I <sub>CCT</sub>	I <sub>CC</sub> per Input	5.5			2.0		2.9	mA	One Input $V_{IN} = 0.5V$ or 2.4V,	
									Other Input V <sub>CC</sub> or GND	


# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	Fig. No.	
- Cyllibol		(V)	Min	Тур	Max	Min	Max	Oillio	Conditions	1 ig. ivo.
t <sub>PLH</sub> ,	Propagation Delay	5.0		4.3	12			ns	C <sub>L</sub> = 15 pF	
t <sub>PHL</sub>		5.0		6.1	17					
		4.5		6.5	16		20			Figures
		4.5		12.0	27		31	ns	C <sub>L</sub> = 50 pF	1, 3
		5.5		5.4	14		18			
				10.7	26		30			
t <sub>TLH</sub> ,	Output Transition Time	5.0		4	10			ns	C <sub>L</sub> = 15 pF	
$t_{THL}$	4	4.5		11	25		31	ns	C <sub>1</sub> = 50 pF	Figures 1, 3
		5.5		10	21		26	115	CL = 50 pr	., 0
C <sub>IN</sub>	Input Capacitance	Open		2	10			pF		
C <sub>PD</sub>	Power Dissipation Capacitance	5.0		6				pF	(Note 3)	Figure 2

Note 3: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:

I<sub>CCD</sub> = (C<sub>PD</sub>) (V<sub>CC</sub>) (f<sub>IN</sub>) + (I<sub>CCstatic</sub>).

# **AC Loading and Waveforms**



 ${
m C_L}$  includes load and stray capacitance Input PRR = 1.0 MHz,  ${
m t_W}$  = 500 ns

FIGURE 1. AC Test Circuit



$$\label{eq:local_problem} \begin{split} & \text{Input} = \text{AC Waveform; PRR} = \text{Variable; Duty Cycle} = 50\% \\ & \qquad \qquad \text{FIGURE 2. I}_{\text{CCD}} \text{ Test Circuit} \end{split}$$





FIGURE 3. AC Waveforms


# Tape and Reel Specification TAPE FORMAT for SOT23 and SC70

TALE FORWALION	30123 and 3070				
Package	Таре	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
M5X, P5X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	

### TAPE DIMENSIONS inches (millimeters)





SECTION B-B DIRECTION OF FEED -




BEND RADIUS NOT TO SCALE


Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-5	8 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
		(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	(8 ± 0.1)
SOT23-5	8 mm	0.130	0.130	$0.138 \pm 0.002$	$0.055 \pm 0.004$	0.157	$0.315 \pm 0.012$
		(3.3)	(3.3)	$(3.5 \pm 0.05)$	$(1.4 \pm 0.11)$	(4)	$(8 \pm 0.3)$







### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



#### Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com