CEL California Eastern Laboratories

Evaluation Board Document

µPG2250T5N-EVAL-A

Evaluation Board

- Circuit Description
- o Performance data
- o Circuit schematic and assembly drawing

Circuit Description

The circuit schematic and assembly drawing are shown on the last two pages.

Matching and Bias Circuits

The inductor L1 is for input matching and should be placed close to the device.

The output matching is realized mainly with the capacitor C6. C6 can be placed as close as possible to the device without much sacrifice of the performance when the layout space is tight. On the other hand the output power can be increased by a fraction of dB by moving C6 away from the device. The trace length between C6 and the device on this evaluation board is about 100 mil. Because of the gradual change in its width, the effect of this section of trace cannot be simply represented by a set of parameters of transmission line impedance and electrical length. It is recommended that the designer leave some space for tuning on this trace length in the initial prototype board layout if an optimal output power is desirable.

The uPG2250T5N has three gain stages, each being biased by an external voltage supply. The DC feed lines are not completely isolated from the RF path on the chip, and as a result care needs to be taken in the board layout for these DC lines.

The inductor L2 on the Vdd1 line provides the DC feed for the first stage and is part of the interstage matching between stage 1 and 2 as well. The value of this inductor may need to be adjusted on the application board to have the optimized performance. Generally it should be placed close to the device and immediately followed by the capacitor C2 as shown in the assembly drawing of this evalboard.

The length of trace TL1 on the Vdd2 line has significant impact on the output power and the value shown in the schematic should be used in the application board layout.

The inductor L3 is for the last stage DC feed and functions as an RF choke. Its value and location are not critical.

The three shunt capacitors on the DC lines (C2, C8 and C9) provide a low RF impedance at their respective locations. Their value should be in the range of 10 to 30pF. These low RF impedance spots adequately isolate the RF circuit from the rest of DC feed lines beyond the point of shunt capacitors. This arrangement is particularly beneficial in transferring the evaluation circuit to the end products because the RF characteristic of a DC feed line usually cannot be well controlled in a practical board design. The other three 0.01uF capacitors, C1, C3 and C5, are general bypass capacitors and the user can select their values and locations according the design requirements.

PCB Material

The PCB is Getek two layer board. The board thickness is 28mil.

Typical Performance Data

Test Conditions: f=2.45GHz; Pin= -5dBm; Vcont =1.8V For $V_{DD1,2,3} = 1.8V$ Quiescent current Idsq: 55mA; Output Power Pout: 21dBm; Supply Current I_{DD}: 130mA; Efficiency PAE: 55%; For $V_{DD1,2,3} = 3V$ Quiescent current Idsq: 80mA; Output Power Pout: 25dBm; Supply Current I_{DD}: 200mA; Efficiency PAE: 55%;

Pout and PAE vs Pin are shown in the following plot.



IN 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0<			-			REVISIONS	DA.	
1 L0G15HS12NJ02 L3 0402 12nH IND MURATA 13 1 L0G15HS2N2S02 L2 0402 2.2nH IND MURATA 12 1 L0G15HS5N6S02 L1 0402 3.6nH IND MURATA 11 1 GRM155SC1H100JZ01B C7 0402 10pF CAP MURATA 10 1 GRM155SC1H100JZ01B C7 0402 22pF CAP MURATA 9 3 GRM15SSC1H2620JZ01B C2.C8,C9 0402 22pF CAP MURATA 8 4 GRM15SS71E104A01D C1,C3,C4,C5 0402 .1xF CAP MURATA 7 5 2340-6111 TG P1-P5 P1N HEADER 3M 5 Designed by: 5/13/2010 1 L42-0701-841 J1,J2 SMA FEMALE CONNECTOR E.F.JOHNSON 4 MDONG 5/13/2007 1 CL-101919 DRAWING CLMPGINENT LAYDUT DRAWING 2 Project Engineer: SIZE FSCM NO. DWG NO. 1 NOMERAUFACURED BY NETWURE OR NOMERAUFACURED BY NETWURE OR 1 AD - 101919 DRAWING MATERAL/SPECIFICATION 1 Designed by: SIZE FSCM NO. AD - 101919 AD - 101919	$IN \bigcirc \qquad L1 \\ 5.6nH \\ 4 \\ U1 \\ U1 \\ U2 \\ 2.2nH \\ U1 \\ U1 \\ U2 \\ U1 \\ U2 \\ U1 \\ U2 \\ U2$	3]	C4 .1uF IC 1:	L3 2nH = C6 1.5p		 O Vcont C9 ⊥ (22pF ⊥ .1 −1 ⊢ O C7 10pF 	— (6) V C5 uF OUT	dd3
Image: Control of the control of th		13 12 11						
ILI IUU II IUU III IUU III IUU III IUU III IUU IIII IUU IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	1 LQG15HS12NJ02 L3 0402 12nh IND MURATA 1 LQG15HS2N2S02 L2 0402 2.2nh IND MURATA 1 LQG15HS2N2S02 L1 0402 5.6nh IND MURATA 1 LQG15HS5N6S02 L1 0402 5.6nh IND MURATA 1 GRM1555C1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM1555C1H1R5CZ01D C6 0402 1.5pF CAP MURATA 3 GRM1555C1H220JZ01B C2,C8,C9 0402 22pF CAP MURATA	10 9 8	APPRO	VALS	C	EL CALIFORI	NIA EASTE	CRN LA
S 2340-5111 TG P1-PS P1N HEADER 3M S Designed by: Designed by: DFG223015N-EVAL-A 2 142-0701-841 J1,J2 SMA FEMALE CONNECTOR E.F.JOHNSON 4 MDONG 5/13/2007 SCHEMATIC BOM 1 uPG2250T5N U1 NEC uPG2250T5N 3 Checked by: SCHEMATIC BOM 1 CL-101919 DRAVING 2 Project Engineer: SIZE FSCM NO. DWG NO. 1 N/A PCB PCB MANUFACTURED BY NETWORK PCB 1 Project Engineer: C C AD	1 LQG15HS12NJ02 L3 0402 12nh IND MURATA 1 LQG15HS2N2S02 L2 0402 2.2nh IND MURATA 1 LQG15HS2N2S02 L1 0402 5.6nh IND MURATA 1 LQG15HS5N6S02 L1 0402 5.6nh IND MURATA 1 GRM1555C1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM1555C1HR5CZ01D C6 0402 1.5pF CAP MURATA 3 GRM1555C1H220JZ01B C2,C8,C9 0402 22pF CAP MURATA 4 GRM155R71E104KA01D C1,C3,C4,C5 0402 10pF C4 DAP	10 9 8 7	APPRC Drawing by:	VALS	\square		NIA LASTE HENRY DR. SANTA	CLARA CA. 9
2 142-0701-841 J1,J2 SMA FEMALE CONNECTOR E.F.JOHNSON 4 MDONG 5/13/2007 1 uPG2250T5N U1 NEC uPG2250T5N 3 Checked by: SCHEMATIC BOM 1 CL-101919 DRAVING COMPONENT LAYOUT DRAWING 2 Project Engineer: SIZE FSCM NO. 1 N/A PCB PCB MANUFACTURED BY NETWORK PCB 1 Project Engineer: SIZE FSCM NO. AD AD -101919 IV PART NUMBER OR NOMENCLATURE OR MATERIAL/SPECIFICATION IPM Outuitive Controlt C MOD AD -101919 DUG	1 LQG15HS12NJ02 L3 0402 12nH IND MURATA 1 LQG15HS2N2S02 L2 0402 2.2nH IND MURATA 1 LQG15HS5N6S02 L1 0402 5.6nH IND MURATA 1 GRM1555C1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM1555C1H1R5CZ01D C6 0402 1.5pF CAP MURATA 3 GRM1555C1H220JZ01B C2,C8,C9 0402 22pF CAP MURATA 4 GRM155S71E104KA01D C1,C3,C4,C5 0402 1.uF CAP MURATA 7 TL1 100 Ω, 9° € 2.45GHz 100 Ω, 19° 100 Ω, 19°	10 9 8 7 6	APPRC Drawing by: MDONG	5/13/20			NIA LASTE	CLARA CA. 9
1 uPG2250T5N U1 NEC uPG2250T5N 3 Checked by: SCHLUMATE DOWN 1 CL-101919 DRAWING CIMPOINENT LAYDUT DRAWING 2 2 SCHLUMATE DOWN 1 N/A PCB PCB MANUFACTURED BY NETWORK PCB 1 Project Engineer: SIZE FSCM NO. DWG NO. 1 N/A PCB NOMENCLATURE OR MATERIAL/SPECIFICATION ITEM Curdity Control: C AD-101919	1 LQG15HS12NJ02 L3 0402 12nH IND MURATA 1 LQG15HS2N2S02 L2 0402 2.2nH IND MURATA 1 LQG15HS5N6S02 L1 0402 5.6nH IND MURATA 1 GRM1555C1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM1555C1H1R5CZ01D C6 0402 15pF CAP MURATA 3 GRM1555C1H220JZ01B C2,C8,C9 0402 22pF CAP MURATA 4 GRM155S71E104KA01D C1,C3,C4,C5 0402 1uF CAP MURATA 5 2340-6111 TG P1-P5 PIN HEADER 3M	10 9 8 7 6 5	APPRC Drawing by: MDONG Designed by:	5/13/20		ELC CALIFORI 4590 PATRICK UPG2250	NIA EASTE henry dr. santa)T5N—EVAL	CLARA CA. S .—A
1 CL-101919 DRAVING CUMPONENT LAYOUT DRAWING 2 1 N/A PCB PCB MANUFACTURED BY NETWORK PCB 1 PART NUMBER OR INFORMETION NOMENCLATURE OR INFORMETION NOMENCLATURE OR INFORMETION NOMENCLATURE OR INFORMETION	1 LQG15HS12NJ02 L3 0402 12nH IND MURATA 1 LQG15HS2N2S02 L2 0402 2.2nH IND MURATA 1 LQG15HS5N6S02 L1 0402 5.6nH IND MURATA 1 GRM1555C1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM1555C1H1R5C201D C6 0402 1.5pF CAP MURATA 3 GRM1555C1H20JZ01B C2,C8,C9 0402 22pF CAP MURATA 4 GRM1555C1H20JZ01B C1,C3,C4,C5 0402 1.uF CAP MURATA 4 GRM155771E104KA01D C1,C3,C4,C5 0402 1.uF CAP MURATA 5 2340-6111 TG P1-P5 P1N HEADER 3M 2 142-0701-841 J1,J2 SMA FEMALE CUNNECTUR E.F.JDHNSDN	10 9 8 7 6 5 4	APPRC Drawing by: MDONG Designed by: MDONG	5/13/20 5/13/20	10 TITLE	EL CALIFOR 4590 PATRICK UPG2250	NIA EASTE henry dr. santa)T5N—EVAL	CLARA CA. 9 .—A
1 N/A PCB PCB MANUFACTURED BY NETWORK PCB 1 Project Engineer: SIZE FSCM NO. DWG NO. 177 PART NUMBER OR DESCRIPTION NOMENCLATURE OR NOTEFAIL/SPECIFICATION ITEM NO Outditive Controls C C AD -101919	1 LQG15HS12NJ02 L3 0402 12nH IND MURATA 1 LQG15HS2N2S02 L2 0402 2.2nH IND MURATA 1 LQG15HS5N6S02 L1 0402 5.6nH IND MURATA 1 GRM155SC1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM155SC1H1R5CZ01D C6 0402 1.5pF CAP MURATA 3 GRM155SC1H2C0JZ01B C2,C8,C9 0402 22pF CAP MURATA 4 GRM155ST1420JZ01B C1,C3,C4,C5 0402 1uF CAP MURATA 5 2340-6111 TG P1-P5 P1N HEADER 3M 2 142-0701-841 J1,J2 SMA FEMALE CDNNECTUR E,F.JDHNSDN 1 uPG2250T5N U1 NEC uPG2250T5N V1 NEC uPG2250T5N	10 9 8 7 6 5 4 3	APPRC Drawing by: MDONG Designed by: MDONG Checked by:	5/13/20 5/13/20	10 TITLE	ELC CALIFORI 4590 PATRICK UPG225C SCHEM	NIA EASTE henry dr. santa)T5N—EVAL	CLARA CA. .—A M
ART NUMBER OR NOMENCLATURE OR NATERIAL/SPECIFICATION ITEM CHARTER CONTROL	1 LQG15HS12NJ02 L3 0402 12nH IND MURATA 1 LQG15HS2N2S02 L2 0402 2.2nH IND MURATA 1 LQG15HS5N6S02 L1 0402 5.6nH IND MURATA 1 GRM1555C1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM1555C1HR5CZ01D C6 0402 1.5pF CAP MURATA 3 GRM1555C1HR2CJZ01B C2,C8,C9 0402 22pF CAP MURATA 4 GRM1555C1H220JZ01B C2,C8,C9 0402 1upF CAP MURATA 4 GRM1557C1E20JZ01B C2,C8,C9 0402 1upF CAP MURATA 5 2340-6111 C1,C3,C4,C5 0402 1upF CAP MURATA 5 2340-6111 TG P1-P5 P1N HEADER 3M 2 142-0701-841 J1,J2 SMA FEMALE CONNECTOR E,F.JOHNSON 1 1 uPG2250T5N U1 NEC uPG2250T5N 11 NEC UPG2250T5N	10 9 8 7 6 5 4 3 2	APPRC Drawing by: MDONG Designed by: MDONG Checked by:	5/13/20 5/13/20	10 TTLE	ELC CALIFOR 4590 PATRICK UPG2250 SCHEM	NIA EASTE henry dr. santa)T5N—EVAL IATIC BOI	CLARA CA. .—A M
20Y INTERVISE ON NOMENCEPTITIE OR ANTERNAL/SPECIFICATION IN THE Distribution of the second	1 LQG15HS12NJ02 L3 0402 12nH IND MURATA 1 LQG15HS2N2S02 L2 0402 2.2nH IND MURATA 1 LQG15HS5N6S02 L1 0402 2.2nH IND MURATA 1 GRM155SC1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM155SC1H1R5CZ01D C6 0402 15pF CAP MURATA 3 GRM15S5C1H1R5CZ01B C2,C8,C9 0402 22pF CAP MURATA 4 GRM15S5C1H220JZ01B C2,C8,C9 0402 21pF CAP MURATA 4 GRM15S5C1H220JZ01B C2,C8,C9 0402 1upF CAP MURATA 4 GRM15S571E104KA01D C1,C3,C4,C5 0402 1upF CAP MURATA 5 2340-6111 TG P1-P5 P1N HEADER 3M 2 142-0701-841 J1,J2 SMA FEMALE CDNNECTOR E, JDHNSDN 1 uPG2250T5N U1 NEC uPG2250T5N U1 NEC UPG2250T5N	10 9 8 7 6 5 4 3 2	APPRC Drawing by: MDONG Designed by: MDONG Checked by: Project Engineer:	VALS 5/13/20 5/13/20	10 TITLE: 07 SIZE	CALIFORJ 4590 PATRICK UPG2250 SCHEM	NIA EASTE henry dr. santa)T5N—EVAL IATIC BOI no.	CLARA CA. 1 .—A M
in a second s	1 LQG15HS12NJ02 L3 0402 12nH IND MURATA 1 LQG15HS2N2S02 L2 0402 22nH IND MURATA 1 LQG15HS5N6S02 L1 0402 56nH IND MURATA 1 GRM155SC1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM155SC1H1R5CZ01D C6 0402 10pF CAP MURATA 3 GRM155SC1H220JZ01B C2,C8,C9 0402 22pF CAP MURATA 4 GRM155SC1H220JZ01B C2,C8,C9 0402 1upF CAP MURATA 4 GRM155S71E104KA01D C1,C3,C4,C5 0402 1upF CAP MURATA 5 2340-6111 TG P1-P5 P1N HEADER 3M 2 142-0701-841 J1,J2 SMA FEMALE CDINECTOR E,F.JDHNSDIN 1 uPG2250T5N U1 NEC uPG2250T5N 1 CL-101919 DRAWING CDMPDINENT LAYOUT DRAWING 1 1 N/A PCB	10 9 8 7 6 5 4 3 2 1	APPRC Drawing by: MDONG Designed by: MDONG Checked by: Project Engineer:	VALS 5/13/20 5/13/20	10 TITLES 07 SIZE	ELC CALIFORJ 4590 PATRICK UPG225C SCHEM	NIA EASTE HENRY DR. SANTA DT5N—EVAL IATIC BOI NO. 2 1010	CLARA CA. (.—A M
	1 LQG15HS12NJ02 L3 0402 12nH IND MURATA 1 LQG15HS2N2S02 L2 0402 2.2nH IND MURATA 1 LQG15HS5N6S02 L1 0402 5.6nH IND MURATA 1 GRM155SC1H100JZ01B C7 0402 10pF CAP MURATA 1 GRM155SC1H1R5CZ01D C6 0402 1.5pF CAP MURATA 3 GRM155SC1H220JZ01B C2,C8,C9 0402 1.5pF CAP MURATA 4 GRM155S71E104KA01D C1,C3,C4,C5 0402 1.upF CAP MURATA 5 2340-6111 TG P1-P5 P1N HEADER 3M 2 142-0701-841 J1,J2 SMA FEMALE CDINECTOR E,F.JOHNSON 1 uPG2250T5N U1 NEC uPG2250T5N 1 CL-101919 DRAWING COMPONENT LAYOUT DRAWING COMPONENT LAYOUT DRAWING UNVAER PCB	10 9 8 7 6 5 4 3 2 1 1 1 1 1	APPRC Drawing by: MDONG Designed by: MDONG Checked by: Project Engineer: Quality Control:	5/13/20 5/13/20 5/13/20	10 TITLES 07 SIZE C	ELC CALIFORJ 4590 PATRICK UPG2250 SCHEM FSCM NO. DWG A[nia basta henry dr. santa 175N-EVAL IATIC BOI no. D-1019	2 RN L 2 .—A M 9.19

_

