

System-on-Chip for 2.4-GHz RF Applications

FEATURES

- RF section
 - Single-Chip 2.4-GHz RF Transceiver and MCU
 - Supports 250 kbps, 500 kbps, 1 Mbps and 2 Mbps data rates
 - Excellent Link Budget, Enabling Long Range Without External Front-Ends
 - Programmable Output Power up to 5 dBm
 - Excellent Receiver Sensitivity (-90 dBm at 2 Mbps, -98 dBm at 250 kbps)
 - Suitable for Systems Targeting Compliance With Worldwide Radio Frequency Regulations: ETSI EN 300 328 and EN 300 440 Category 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)
 - Accurate RSSI Function
- Layout
 - Few External Components
 - Pin Out Suitable for Single Layer PCB Applications
 - Reference Designs Available
 - 32-pin 5-mm × 5-mm QFN (16 General I/O Pins) Package
- Low Power
 - Active Mode RX Best Performance: 21.2 mA
 - Active Mode TX (0 dBm): 26 mA
 - Power Mode 1 (5 μs Wake-Up): 235 μA
 - Power mode 2 (sleep timer on): 0.9 μA
 - Power mode 3 (External interrupts): 0.4µA
 - Wide Supply Voltage Range (2V to 3.6V)
 - Full RAM and Register Retention in All Power Modes

- Microcontroller
 - High-Performance and Low-Power 8051
 Microcontroller Core With Code Prefetch
 - 32-KB Flash Program Memory
 - 1 KB SRAM
 - Hardware Debug Support
 - Extensive Baseband Automation, Including Auto-Acknowledgement and Address Decoding
- Peripherals
 - Two-Channel DMA with Access to all Memory Areas and Peripherals
 - General-Purpose Timers (One 16-Bit, Two 8-Bit)
 - Radio Timer, 40-Bit
 - IR Generation Circuitry
 - Several Oscillators:
 - 32MHz XOSC
 - 16MHz RCOSC
 - 32kHz RCOSC
 - 32-kHz Sleep Timer With Capture
 - AES Security Coprocessor
 - UART/SPI/I²C Serial Interface
 - 16 General-Purpose I/O pins (3 × 20-mA Drive Strength, Remaining pins have 4 mA Drive Strength)
 - Watchdog Timer
 - True Random-Number Generator
 - ADC and Analog Comparator

APPLICATIONS

- Proprietary 2.4-GHz Systems
- Human Interface Devices (keyboard, mouse)
- Consumer Electronics

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CC2543

SWRS107B-APRIL 2012-REVISED MAY 2012

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION

The CC2543 is an optimized system-on-chip (SoC) solution with data rates up to 2Mbps built with low bill-ofmaterial cost. The CC2543 combines the excellent performance of a leading RF transceiver with a single-cycle 8051 compliant CPU, 32-KB in-system programmable flash memory, up to 1-KB RAM, and many other powerful features. The CC2543 has efficient power modes with RAM and register retention below 1 μ A, making it highly suited for low-duty-cycle systems where ultra-low power consumption is required. Short transition times between operating modes further ensure low energy consumption.

The CC2543 is compatible with the CC2541/CC2544/CC2545. It comes in a 5-mm × 5-mm QFN32 package, with SPI/UART/I2C interface. The CC2543 comes complete with reference designs from Texas Instruments.

The device targets wireless consumer and HID applications. The CC2543 is tailored for peripheral devices such as wireless mice.

For block diagram, see Figure 7.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|----------------------------|---|------|-----------------|------|
| Supply voltage VDD | All supply pins must have the same voltage | -0.3 | 3.9 | V |
| Voltage on any digital pin | | -0.3 | VDD + 0.3 ≤ 3.9 | V |
| Input RF level | | | 10 | dBm |
| Storage temperature range | | -40 | 125 | °C |
| ESD ⁽²⁾ | All pins, excluding 20 and 21, according to human-body model, JEDEC STD 22, method A114 (HBM) | | 2.5 | kV |
| | All pins, according to human-body model, JEDEC STD 22, method A114 (HBM) | | 1.5 | kV |
| | According to charged-device model, JEDEC STD 22, method C101 (CDM) | | 750 | V |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) CAUTION: ESD sensitive device. Precaution should be used when handing the device in order to prevent permanent damage.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | MAX | UNIT |
|--|--|-----|-----|------|
| Operating ambient temperature range, T_{A} | | -40 | 85 | °C |
| Operating supply voltage VDD | All supply pins must have same voltage | 2 | 3.6 | V |



ELECTRICAL CHARACTERISTICS

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|-----|------|-----|------|
| | 2 Mbps, GFSK, 320-kHz deviation | | | | |
| | RX mode, no peripherals active, low MCU activity | | 21.2 | | mA |
| | TX mode, 0-dBm output power, no peripherals active, low MCU activity | | 26 | | mA |
| | TX mode, 5-dBm output power, no peripherals active, low MCU activity | | 29.4 | | mA |
| | Active mode, 16-MHz RCOSC, Low MCU activity | | 3 | | mA |
| | Active mode, 32-MHz clock frequency, low MCU activity | | 6 | | mA |
| I _{core} – Core current consumption | Power mode 0, CPU clock halted, all peripherals on, no clock division, 32-MHz crystal selected | | 4.5 | | mA |
| | Power mode 0, CPU clock halted, all peripherals on, clock division at max (Limits max speed in peripherals except radio), 32-MHz crystal selected | | 3.1 | | mA |
| | Power mode 1. Digital regulator on; 16-MHz RCOSC and 32-MHz crys tal oscillator off; 32.753-kHz RCOSC, POR, BOD, and sleep timer active; RAM and register retention | | 235 | | μA |
| | Power mode 2. Digital regulator off, 16 MHz RCOSC and 32 MHz crystal oscillator off; 32.753 kHz RCOSC, POR and sleep timer active; RAM and register retention | | 0.9 | | μA |
| | Power mode 3. Digital regulator off, no clocks, POR active; RAM and register retention | | 0.4 | | μA |
| I _{peri} – Peripheral | Timer 1 (16-bit). Timer running, 32-MHz XOSC used | | 90 | | μA |
| current consumption | Radio timer(40 bit). Timer running, 32-MHz XOSC used | | 90 | | μA |
| (Adds to core current I _{core} for each | Timer 3 (8-bit). Timer running, 32-MHz XOSC used | | 60 | | μA |
| peripheral unit | Timer 4 (8-bit). Timer running, 32-MHz XOSC used | | 70 | | μA |
| activated) | Sleep timer. Including 32.753-kHz RCOSC | | 0.6 | | μA |

GENERAL CHARACTERISTICS

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|--|--|------|-----|------|------|--|
| WAKE-UP AND TIMING | VAKE-UP AND TIMING | | | | | |
| Power mode $1 \rightarrow Active$ | Digital regulator ON, 16-MHz RCOSC and 32-MHz crystal oscillator OFF. Start-up of 16-MHz RCOSC | | 5 | | μs | |
| Power mode 2 or $3 \rightarrow$ Active | Digital regulator OFF, 16 MHz RCOSC and 32 MHz crystal oscillator OFF. Start-up of regulator and 16 MHz RCOSC | | 130 | | μs | |
| Active \rightarrow TX or RX | Crystal ESR = 16 Ω . Initially running on 16-MHz RCOSC, with 32-MHz XOSC OFF | | 500 | | μs | |
| | With 32-MHz XOSC initially ON | | 180 | | μs | |
| RX/TX turnaround | RCOSC, with 32MHz XOSC OFF | | 130 | | μs | |
| RADIO PART | | | | | | |
| RF frequency range | Programmable in 1-MHz steps | 2379 | | 2496 | MHz | |
| Data rates and modulation formats | 2 Mbps, GFSK 320-kHz deviation 2-Mbps, GFSK 500 kHz deviation 1-Mbps, GFSK 250 kHz deviation 1-Mbps, GFSK 160 kHz deviation 500 kbps, MSK 250 kbps, GFSK 160 kHz deviation 250 kbps, MSK | | | | | |

SWRS107B-APRIL 2012-REVISED MAY 2012



www.ti.com

RF RECEIVE SECTION

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V, and $f_C = 2440$ MHz, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|------|-----|-----|------|
| 2 Mbps, GFSK, 320-kHz DEVIA | ATION, 0.1% BER | | | | |
| Receiver sensitivity | | | -86 | | dBm |
| Saturation | | | -8 | | dBm |
| Co-channel rejection | Wanted signal at –67 dBm | | -13 | | dB |
| | ±2-MHz offset, wanted signal at –67 dBm | | -1 | | |
| In-band blocking rejection | ±4-MHz offset, wanted signal at –67 dBm | | 34 | | dB |
| | >±6-MHz offset, wanted signal at –67 dBm | | 38 | | |
| | 1-MHz resolution. Wanted signal at –67 dBm, f < 2 GHz Two exception frequencies with poorer performance | | -32 | | |
| Out-of-band blocking rejection | 1-MHz resolution. Wanted signal at –67 dBm, 2 GHz > f < 3 GHz Two exception frequencies with poorer performance | | -38 | | dBm |
| | 1-MHz resolution. Wanted signal at –67 dBm, f > 3GHz Two exception frequencies with poorer performance | | -12 | | |
| Intermodulation | Wanted signal at -64 dBm, 1 st interferer is CW, 2 nd interferer is GFSK- modulated signal. Offsets of interferers are: 6 and 12 MHz 8 and 16 MHz 10 and 20 MHz | | -43 | | dBm |
| Frequency error tolerance ⁽¹⁾ | Including both initial tolerance and drift. Sensitivity better than –70 dBm. 250 byte payload. | -300 | | 300 | kHz |
| Symbol rate error tolerance ⁽²⁾ | Sensitivity better than -70 dBm. 250 byte payload. | -120 | | 120 | ppm |
| 2 Mbps, GFSK, 500 kHz DEVIA | ATION, 0.1% BER | | | | |
| Receiver sensitivity | | | -90 | | dBm |
| Saturation | | | -3 | | dBm |
| Co-channel rejection | Wanted signal at –67 dBm | | -10 | | dB |
| | ±2 MHz offset, wanted signal at –67 dBm | | -3 | | dB |
| In-band blocking rejection | ±4 MHz offset, wanted signal at –67 dBm | | 36 | | dB |
| | >±6 MHz offset, wanted signal at –67 dBm | | 44 | | dB |
| Frequency error tolerance ⁽¹⁾ | Including both initial tolerance and drift. Sensitivity better than –70 dBm. 250 byte payload. | -300 | | 300 | kHz |
| Symbol rate error tolerance ⁽²⁾ | Sensitivity better than -70 dBm. 250 byte payload. | -120 | | 120 | ppm |
| 1 Mbps, GFSK, 250 kHz DEVIA | ATION, 0.1% BER | | | | |
| Receiver sensitivity | | | -94 | | dBm |
| Saturation | | | 6 | | dBm |
| Co-channel rejection | Wanted signal at –67 dBm | | -7 | | dB |
| | ±1 MHz offset, wanted signal –67 dBm | | 0 | | |
| to be a distant to the dist | ±2 MHz offset, wanted signal –67 dBm | | 30 | | |
| In-band blocking rejection | ±3 MHz offset, wanted signal –67 dBm | | 34 | | dB |
| | >±5 MHz offset, wanted signal –67 dBm | | 38 | | 1 |
| Frequency error tolerance | Including both initial tolerance and drift. Sensitivity better than -70 dBm. 250 byte payload. | -250 | | 250 | kHz |
| Symbol rate error tolerance | Sensitivity better than –70 dBm. 250 byte payload. | -80 | | 80 | ppm |

(1) Difference between center frequency of the received RF signal and local oscillator frequency

(2) Difference between incoming symbol rate and the internally generated symbol rate



RF RECEIVE SECTION (continued)

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V, and $f_C = 2440$ MHz, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|------|-----|-----|------|
| 1 Mbps, GFSK, 160 kHz DEV | ATION, 0.1% BER | | | | |
| Receiver sensitivity | | | -91 | | dBm |
| Saturation | | | 6 | | dBm |
| Co-channel rejection | Wanted signal at -67 dBm | | -8 | | dB |
| | ±1 MHz offset, wanted signal at -67 dBm | | 2 | | |
| In band blocking rejection | ±2 MHz offset, wanted signal at -67 dBm | | 28 | | dB |
| In band blocking rejection | ±3 MHz offset, wanted signal at -67 dBm | | 33 | | uВ |
| | >±5 MHz offset, wanted signal at –67 dBm | | 36 | | |
| Frequency error tolerance | Including both initial tolerance and drift, Sensitivity better than -67 dBm | -250 | | 250 | kHz |
| Symbol rate error tolerance | Maximum packet length | -80 | | 80 | ppm |
| 500 kbps, MSK, 0.1% BER | | | | | |
| Receiver sensitivity | | | -98 | | dBm |
| Saturation | | | 6 | | dBm |
| Co-channel rejection | Wanted signal at -67 dBm | | -5 | | dB |
| | ±1 MHz offset, wanted signal at -67 dBm | | 21 | | |
| In band blocking rejection | ±2 MHz offset, wanted signal at –67 dBm | | 32 | | dB |
| | >±2 MHz offset, wanted signal at –67 dBm | | 33 | | |
| Frequency error tolerance | Including both initial tolerance and drift, Sensitivity better than -67dBm | -150 | | 150 | kHz |
| Symbol rate error tolerance | Maximum packet length | -60 | | 60 | ppm |
| 250 kbps, GFSK, 160 kHz DE | VIATION , 0.1% BER | | | | |
| Receiver sensitivity | | | -98 | | dBm |
| Saturation | | | 6 | | dBm |
| Co-channel rejection | Wanted signal at –67 dBm | | -2 | | dB |
| - | ±1 MHz offset, wanted signal at -67 dBm | | 22 | | |
| In-band blocking rejection | ±2 MHz offset, wanted signal at –67 dBm | | 32 | | dB |
| 0, | >±2 MHz offset, wanted signal at –67 dBm | | 32 | | |
| Frequency error tolerance | Including both initial tolerance and drift, Sensitivity better than –67 dBm | -150 | | 150 | kHz |
| Symbol rate error tolerance | Maximum packet length | -60 | | 60 | ppm |
| 250 kbps, MSK, 0.1% BER | | | | | |
| Receiver sensitivity | | | -98 | | dBm |
| Saturation | | | 6 | | dBm |
| Co-channel rejection | Wanted signal at -67 dBm | | -5 | | dB |
| | ±1 MHz offset, wanted signal at –67 dBm | | 21 | | |
| In-band blocking rejection | ±2 MHz offset, wanted signal at –67 dBm | | 32 | | dB |
| | >2 MHz offset, wanted signal at -67 dBm | | 33 | | |
| Frequency error tolerance | Including both initial tolerance and drift, Sensitivity better than –67 dBm | -150 | | 150 | kHz |
| Symbol rate error tolerance | Maximum packet length | -60 | | 60 | ppm |
| ALL RATES/FORMATS | | | | | "" |
| Spurious emission in RX. Conducted measurement | f < 1 GHz | | -67 | | dBm |
| Spurious emission in RX. Conducted measurement | f > 1 GHz | | -60 | | dBm |

RF TRANSMIT SECTION

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V, and $f_C = 2440$ MHz, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|-----|-----|-----|------|
| Output power, maximum setting | Delivered to a single-ended 50- Ω load through a balun using maximum recommended output power setting. | | 5 | | dBm |
| Output power, minimum setting Delivered to a single-ended 50-Ω load through a balun using minimum recommended output power setting. | | | -20 | | dBm |
| Programmable output power range | Delivered to a single-ended 50- Ω load through a balun. | | 25 | | dB |
| | f < 1 GHz | | -46 | | dBm |
| Spurious emission in TX. Conducted measurement | f > 1 GHz | | -46 | | dBm |
| | Suitable for Systems Targeting Compliance With Worldwide Radio Frequency Regulations: ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan) | | | | |

Use a simple LC filter (1.6nH and 1.8pF in parallel to ground) to pass ETSI conducted requirements below 1GHz in restricted bands. For radiated measurements low antenna gain for these frequencies (depending on antenna design) can achieve the same attenuation of these low frequency components (see EM reference design).

32-MHz CRYSTAL OSCILLATOR

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|-----|------|-----|------|
| Crystal frequency | | | 32 | | MHz |
| | 250 kbps and 500 kbps data rates | -30 | | 30 | |
| Crystal frequency accuracy requirement | 1 Mbps data rate | -40 | | 40 | ppm |
| requirement | 2 Mbps data rate | -60 | | 60 | |
| Equivalent series resistance | | 6 | | 60 | Ω |
| Crystal shunt capacitance | | 1 | | 7 | pF |
| Crystal load capacitance | | 10 | | 16 | pF |
| Start-up time | | | 0.25 | | ms |
| Power-down guard time | The crystal oscillator must be in power down for a guard time before it is used again. This requirement is valid for all modes of operation. The need for power-down guard time can vary with crystal type and load. | 3 | | | ms |

32-kHz RC OSCILLATOR

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|--------------------------------------|-----------------|---------|-----|------|
| Calibrated frequency | | 32.753 | | kHz |
| Frequency accuracy after calibration | | ±0.2% | | |
| Temperature coefficient | | 0.4 | | %/ºC |
| Supply-voltage coefficient | | 3 | | %/V |
| Calibration time | | 2 | | ms |

16-MHz RC OSCILLATOR

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN TY | P MAX | UNIT |
|--------------------------------------|-----------------|--------|-------|------|
| Calibrated frequency | | 1 | 6 | MHz |
| Uncalibrated frequency accuracy | | ±189 | 6 | |
| Frequency accuracy after calibration | | ±0.69 | 6 | |
| Start-up time | | 1 | 0 | μs |
| Initial calibration time | | 5 | 0 | μs |



RSSI CHARACTERISTICS

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V, unless otherwise noted.

| 2Mbps, GFSK, 320-kHz Deviation, 0.1% BEI | R and 2 Mbps, GFSK, 500-kHz Deviation, 0.1% BE | R | |
|---|--|----|-----|
| RSSI range ⁽¹⁾ | Reduced gain by AC algorithm | 64 | dB |
| Kool lange | High gain by AGC algorithm | 64 | uв |
| RSSI offset ⁽¹⁾ | Reduced gain by AGC algorithm | 79 | dBm |
| | High gain by AGC algorithm | 99 | иып |
| Absolute uncalibrated accuracy ⁽¹⁾ | | ±3 | dB |
| Step size (LSB value) | | 1 | dB |
| All Other Rates/Formats | | | |
| RSSI range ⁽¹⁾ | | 64 | dB |
| RSSI offset ⁽¹⁾ | | 99 | dBm |
| Absolute uncalibrated accuracy | | ±3 | dB |
| Step size (LSB value) | | 1 | dB |

(1) Assuming CC2543 EM reference design. Other RF designs give an offset from the reported value.

FREQUENCY SYNTHESIZER CHARACTERISTICS

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|------------------------|-----|------|-----|--------|
| | At ±1 MHz from carrier | | -112 | | |
| | At ±3 MHz from carrier | | -119 | | dBc/Hz |
| | At ±5 MHz from carrier | | -122 | | |

ANALOG TEMPERATURE SENSOR

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V unless otherwise noted

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------------|--|-----|------|-----|--------|
| Output | | | 1480 | | 12-bit |
| Temperature coefficient | | | 4.5 | | mV/⁰C |
| Voltage coeficcient | Measured using integrated ADC, internal band-gap voltage | | 1 | | / 0.1V |
| Initial accuracy without calibration | reference, and maximum resolution | | ±10 | | °C |
| Accuracy using 1-point calibration | | | ±5 | | °C |
| Current consumption when enabled | - | | 0.5 | | mA |

COMPARATOR CHARACTERISTICS

 $T_A = 25^{\circ}C$, VDD = 3 V. All measurement results are obtained using the CC2543 reference designs, post-calibration.

| PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|-----------------------------|-----------------|---------|-----|-------|
| Common-mode maximum voltage | | VDD | | V |
| Common-mode minimum voltage | | -0.3 | | |
| Input offset voltage | | 1 | | mV |
| Offset vs temperature | | 16 | | µV/°C |
| Offset vs operating voltage | | 4 | | mV/V |
| Supply current | | 230 | | nA |
| Hysteresis | | 0.15 | | mV |



ADC CHARACTERISTICS

 $T_A = 25^{\circ}C$ and VDD = 3 V

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|---|-----|-------|-----|------|
| | Input voltage | VDD is voltage on AVDD5 pin | 0 | | VDD | V |
| | External reference voltage | VDD is voltage on AVDD5 pin | 0 | | VDD | V |
| | External reference voltage differential | VDD is voltage on AVDD5 pin | 0 | | VDD | V |
| | Input resistance, signal | Simulated using 4-MHz clock speed | | 197 | | kΩ |
| | Full-scale signal ⁽¹⁾ | Peak-to-peak, defines 0 dBFS | | 2.97 | | V |
| | | Single-ended input, 7-bit setting | | 5.7 | | |
| | | Single-ended input, 9-bit setting | | 7.5 | | |
| | | Single-ended input, 10-bit setting | | 9.3 | | |
| | | Single-ended input, 12-bit setting | | 10.3 | | |
| ENOB ⁽¹⁾ | Effective number of bits | Differential input, 7-bit setting | | 6.5 | | bits |
| | Effective number of bits | Differential input, 9-bit setting | | 8.3 | | DIIS |
| | | Differential input, 10-bit setting | | 10 | | |
| | | Differential input, 12-bit setting | | 11.5 | | |
| | | 10-bit setting, clocked by RCOSC | | 9.7 | | |
| | | 12-bit setting, clocked by RCOSC | | 10.9 | | |
| | Useful power bandwidth | 7-bit setting, both single and differential | | 0–20 | | kHz |
| | Total boundaries d'atantie | Single ended input, 12-bit setting, –6 dBFS ⁽¹⁾ | | -75.2 | | |
| THD | Total harmonic distortion | Differential input, 12-bit setting, –6 dBFS ⁽¹⁾ | | -86.6 | | dB |
| | | Single-ended input, 12-bit setting ⁽¹⁾ | | 70.2 | | |
| | | Differential input, 12-bit setting ⁽¹⁾ | | 79.3 | | |
| | Signal to nonharmonic ratio | Single-ended input, 12-bit setting, -6 dBFS ⁽¹⁾ | | 78.8 | | dB |
| | | Differential input, 12-bit setting, –6 dBFS ⁽¹⁾ | | 88.9 | | |
| CMRR | Common-mode rejection ratio | Differential input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution | | >84 | | dB |
| | Crosstalk | Single ended input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution | | >84 | | dB |
| | Offset | Midscale | | -3 | | mV |
| | Gain error | | | 0.68% | | |
| | | 12-bit setting, mean ⁽¹⁾ | | 0.05 | | |
| DNL | Differential nonlinearity | 12-bit setting, maximum ⁽¹⁾ | | 0.9 | | LSB |
| | | 12-bit setting, mean ⁽¹⁾ | | 4.6 | | |
| 18.11 | | 12-bit setting, maximum ⁽¹⁾ | | 13.3 | | |
| INL | Integral nonlinearity | 12-bit setting, mean, clocked by RCOSC | | 10 | | LSB |
| | | 12-bit setting, max, clocked by RCOSC | | 29 | | |
| | | Single ended input, 7-bit setting ⁽¹⁾ | | 35.4 | | |
| | | Single ended input, 9-bit setting ⁽¹⁾ | | 46.8 | | |
| | | Single ended input, 10-bit setting ⁽¹⁾ | | 57.5 | | |
| SINAD | | Single ended input, 12-bit setting ⁽¹⁾ | | 66.6 | | |
| (–THD+N) | Signal-to-noise-and-distortion | Differential input, 7-bit setting ⁽¹⁾ | | 40.7 | | dB |
| | | Differential input, 9-bit setting ⁽¹⁾ | | 51.6 | | |
| | | Differential input, 10-bit setting ⁽¹⁾ | | 61.8 | | |
| | | Differential input, 12-bit setting ⁽¹⁾ | | 70.8 | | |
| | | 7-bit setting | | 20 | | |
| | | 9-bit setting | | 36 | | |
| | Conversion time | 10-bit setting | | 68 | | μs |
| | | | | | | |

(1) Measured with 300-Hz sine-wave input and VDD as reference.



ADC CHARACTERISTICS (continued)

 $T_A = 25^{\circ}C$ and VDD = 3 V

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|-----------------|-----|------|-----|---------|
| Power consumption | | | 1.2 | | mA |
| Internal reference VDD coefficient | | | 4 | | mV/V |
| Internal reference temperature coefficient | | | 0.4 | | mV/10°C |
| Internal reference voltage | | | 1.15 | | V |

DC CHARACTERISTICS

Measured on Texas Instruments CC2543EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V, unless otherwise noted.⁽¹⁾


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------------------|-------------------|-----|-----|-----|------|
| Logic-0 input voltage | | | | 0.5 | V |
| Logic-1 input voltage | | 2.5 | | | V |
| Logic-0 input current | | -50 | | 50 | nA |
| Logic-1 input current | | -50 | | 50 | nA |
| I/O pin pullup and pulldown resistors | | | 20 | | kΩ |
| Logic-0 output voltage 4-mA pins | Output load 4 mA | | | 0.5 | V |
| Logic-1 output voltage 4-mA pins | Output load 4 mA | 2.4 | | | V |
| Logic-0 output voltage 20-mA pins | Output load 20 mA | | | 0.5 | V |
| Logic-1 output voltage 20-mA pins | Output load 20 mA | 2.4 | | | V |

(1) Note that only two of the three 20mA pins can drive in the same direction at the same time, and toggle at the same time.

CONTROL INPUT AC CHARACTERISTICS

$T_A = -40^{\circ}C$ to 85°C, VDD = 2 V to 3.6 V.

| PARAMETER | PARAMETER TEST CONDITIONS | | TYP | MAX | UNIT |
|---|---|----|-----|-----|------|
| System clock, f _{SYSCLK} t _{SYSCLK} = 1/ f _{SYSCLK} | The undivided system clock is 32 MHz when crystal oscillator is used. The undivided system clock is 16 MHz when calibrated 16-MHz RC oscillator is used. | 16 | | 32 | MHz |
| RESET_N low duration | See item 1, Figure 1. This is the shortest pulse that is recognized as a complete reset pin request. Note that shorter pulses may be recognized 1 but do not lead to complete reset of all modules within the chip. | | | | μs |
| Interrupt pulse duration | See item 2, Figure 1. This is the shortest pulse that is recognized as an interrupt request. | 20 | | | ns |



| Figure 1. | Control | Input AC | Characteristics |
|-----------|---------|----------|-----------------|
|-----------|---------|----------|-----------------|

SWRS107B-APRIL 2012-REVISED MAY 2012



www.ti.com

SPI AC CHARACTERISTICS

 $T_A = -40^{\circ}C$ to 85°C, VDD = 2 V to 3.6 V

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---------------------------------------|----------------------|-----|-----|-----|------|
| | | Master, RX and TX | 250 | | | |
| t ₁ | SCK period | Slave, RX and TX | 250 | | | ns |
| | SCK duty cycle | Master | | 50% | | |
| | SSN low to SCK Figure 2 and Figure 2 | Master | 63 | | | 20 |
| t ₂ | SSN low to SCK, Figure 2 and Figure 3 | Slave | 63 | | | ns |
| | | Master | 63 | | | 20 |
| t ₃ | SCK to SSN high | Slave | 63 | | | ns |
| t ₄ | MOSI early out | Master, load = 10 pF | | | 7 | ns |
| ¹ 5 | MOSI late out | Master, load = 10 pF | | | 10 | ns |
| t ₆ | MISO setup | Master | 90 | | | ns |
| t ₇ | MISO hold | Master | 10 | | | ns |
| | SCK duty cycle | Slave | | 50% | | ns |
| t ₁₀ | MOSI setup | Slave | 35 | | | ns |
| t ₁₁ | MOSI hold | Slave | 10 | | | ns |
| 8 | MISO early out | Slave, load = 10 pF | | | 0 | ns |
| t ₉ | MISO late out | Slave, load = 10 pF | | | 95 | ns |
| | | Master, TX only | | | 8 | |
| | | Master, RX and TX | | | 4 | |
| | Operating frequency | Slave, RX only | | | 8 | MHz |
| | | Slave, RX and TX | | | 4 | |





Figure 2. SPI Master AC Characteristics








DEBUG INTERFACE AC CHARACTERISTICS


| т _ | -40°C to 85° | | - 2 \/ to 1 | 261/ |
|-----|----------------|----------|-----------------|--------|
| | = -40°C to 85° | U. VDD : | $= 2 \times 10$ | 3. N V |


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|--|-----------------|-----|-----|-----|------|
| f _{clk_dbg} | Debug clock frequency (see Figure 4) | | | | 12 | MHz |
| t ₁ | Allowed high pulse on clock (see Figure 4) | | 35 | | | ns |
| t ₂ | Allowed low pulse on clock (see Figure 4) | | 35 | | | ns |
| t ₃ | EXT_RESET_N low to first falling edge on debug clock (see Figure 5) | | 167 | | | ns |
| t ₄ | Falling edge on clock to EXT_RESET_N high (see Figure 5) | | 83 | | | ns |
| t ₅ | EXT_RESET_N high to first debug command (see Figure 5) | | 83 | | | ns |
| t ₆ | Debug data setup (see Figure 6) | | 2 | | | ns |
| t ₇ | Debug data hold (see Figure 6) | | 4 | | | ns |
| t ₈ | Clock-to-data delay (see Figure 6) | Load = 10 pF | | | 30 | ns |





12








Figure 6. Data Setup and Hold Timing

TIMER INPUTS AC CHARACTERISTICS

 $T_A = -40^{\circ}C$ to 85°C, VDD = 2 V to 3.6 V

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|---|-----|-----|-----|---------------------|
| | Synchronizers determine the shortest input pulse that can be recognized. The synchronizers operate at the current system clock rate (16 MHz or 32 MHz). | 1.5 | | | t _{SYSCLK} |




www.ti.com



DEVICE INFORMATION

PIN DESCRIPTIONS



NOTE: The exposed ground pad must be connected to a solid ground plane; this is the main ground connection for the chip.

Table 1. Pin Description Table

| NAME | PIN | PIN TYPE | DESCRIPTION |
|---------|-----|------------------------|--|
| P1_3 | 1 | Digital I/O | Port 1.3 |
| P2_1/DD | 2 | Digital I/O / Debug | Port 2.1 / Debug Data |
| P2_0 | 3 | Digital I/O | Port 2.0 |
| P0_7 | 4 | Digital I/O | Port 0.7 |
| P0_6 | 5 | Digital I/O | Port 0.6 |
| P0_5 | 6 | Digital I/O | Port 0.5 |
| P0_4 | 7 | Digital I/O | Port 0.4 |
| P0_3 | 8 | Digital I/O | Port 0.3 |
| P0_2 | 9 | Digital I/O | Port 0.2 |
| P0_1 | 10 | Digital I/O | Port 0.1 |
| P0_0 | 11 | Digital I/O | Port 0.0 |
| VDD | 12 | Power (analog) | 2-V-3.6V analog power-supply connection |
| RESET_N | 13 | Digital input | Reset, active-low |
| P2_2/DC | 14 | Digital I/O / Debug | Port 2.2 / Debug Clock |
| VDD | 15 | Power (analog) | 2-V-3.6V analog power-supply connection |
| XOSC_Q1 | 16 | Analog O | 32-MHz crystal oscillator pin 1 |
| XOSC_Q2 | 17 | Analog O | 32-MHz crystal oscillator pin 2 |
| VDD | 18 | Power (analog) | 2-V-3.6V analog power-supply connection |
| VSS | 19 | Unused pin | Connect to ground |
| RF_P | 20 | RF I/O | Positive RF input signal to LNA during RX Positive RF output signal from PA during TX |

Copyright © 2012, Texas Instruments Incorporated

CC2543 SWRS107B-APRIL 2012-REVISED MAY 2012

pad

14

Submit Documentation Feedback

| NAME | PIN | PIN TYPE | DESCRIPTION |
|-------|--------|-----------------|---|
| RF_N | 21 | RF I/O | Negative RF input signal to LNA during RX Negative RF output signal from PA during TX |
| VSS | 22 | Unused pin | Connect to ground |
| VDD | 23 | Power (analog) | 2-V-3.6-V analog power-supply connection |
| VDD | 24 | Power (analog) | 2-V-3.6-V analog power-supply connection |
| RBIAS | 25 | Analog I/O | External precision bias resistor for reference current |
| P1_2 | 26 | Digital I/O | Port 1.2, 20 mA |
| P1_1 | 27 | Digital I/O | Port 1.1, 20 mA |
| P1_0 | 28 | Digital I/O | Port 1.0, 20 mA |
| VDD | 29 | Power (analog) | 2-V-3.6-V analog power-supply connection |
| DCPL1 | 30 | Power (digital) | 1.8-V digital power-supply decoupling. Do not use for supplying external circuits. |
| VSS | 31 | Unused pin | Connect to ground |
| P1_4 | 32 | Digital I/O | Port 1.4 |
| VSS | Ground | Ground | Must be connected to solid ground as this is the main ground connection for the chip. See |

Pinout Diagram.


Table 1. Pin Description Table (continued)


www.ti.com



BLOCK DIAGRAM

A block diagram of the CC2543 is shown in Figure 7. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given. See CC2543/44/45 User's Guide (SWRU283) for more details.







BLOCK DESCRIPTIONS

CPU and Memory

The **8051 CPU core** is a single-cycle 8051-compatible core. It has three different memory access busses (SFR, DATA, and CODE/XDATA), a debug interface, and an 15-input extended interrupt unit.

The **memory arbiter** is at the heart of the system, as it connects the CPU and DMA controller with the physical memories and all peripherals through the SFR bus. The memory arbiter has four memory-access points, access of which can map to one of three physical memories: an SRAM, flash memory, and XREG/SFR registers. It is responsible for performing arbitration and sequencing between simultaneous memory accesses to the same physical memory.

The **SFR bus** is drawn conceptually in Figure 7 as a common bus that connects all hardware peripherals to the memory arbiter. The SFR bus in the block diagram also provides access to the radio registers in the radio register bank, even though these are indeed mapped into XDATA memory space.

The 1-KB SRAM maps to the DATA memory space and to parts of the XDATA memory spaces.

The **18-KB/32-KB flash block** provides in-circuit programmable non-volatile program memory for the device, and maps into the CODE and XDATA memory spaces.

Peripherals

Writing to the flash block is performed through a **flash controller** that allows page-wise erasure and 4-bytewise programming. See User Guide for details on the flash controller.

A versatile two-channel **DMA controller** is available in the system, accesses memory using the XDATA memory space, and thus has access to all physical memories. Each channel (trigger, priority, transfer mode, addressing mode, source and destination pointers, and transfer count) is configured with DMA descriptors that can be located anywhere in memory. Many of the hardware peripherals (AES core, flash controller, USART, timers, etc.) can be used with the DMA controller for efficient operation by performing data transfers between a single SFR or XREG address and flash/SRAM.

The **interrupt controller** services a total of 17 interrupt sources, divided into six interrupt groups, each of which is associated with one of four interrupt priorities. Any interrupt service request is serviced also when the device is in idle mode by going back to active mode. Some interrupts can also wake up the device from sleep mode (when in sleep mode, the device is in low-power mode PM1, PM2 or PM3).

The **debug interface** implements a proprietary two-wire serial interface that is used for in-circuit debugging. Through this debug interface, it is possible to perform an erasure of the entire flash memory, control which oscillators are enabled, stop and start execution of the user program, execute supplied instructions on the 8051 core, set code breakpoints, and single-step through instructions in the code. Using these techniques, it is possible to perform in-circuit debugging and external flash programming elegantly.

The **I/O controller** is responsible for all general-purpose I/O pins. The CPU can configure whether peripheral modules control certain pins or whether they are under software control, and if so, whether each pin is configured as an input or output and if a pullup or pulldown resistor in the pad is connected. Each peripheral that connects to the I/O pins can choose between several different I/O pin locations to ensure flexibility in various applications.

The **sleep timer** is an ultralow-power timer that uses an internal 32.753-kHz RC oscillator. The sleep timer runs continuously in all operating modes. Typical applications of this timer are as a real-time counter or as a wake-up timer to get out of power modes 1 or 2.

A built-in **watchdog timer** allows the CC2543 to reset itself if the firmware hangs. When enabled by software, the watchdog timer must be cleared periodically; otherwise, it resets the device when it times out.

Timer 1 is a 16-bit timer with timer/counter/PWM functionality. It has a programmable prescaler, a 16-bit period value, and five individually programmable counter/capture channels, each with a 16-bit compare value. Each of the counter/capture channels can be used as a PWM output or to capture the timing of edges on input signals. It can also be configured in IR generation mode, where it counts timer 3 periods and the output is ANDed with the output of timer 3 to generate modulated consumer IR signals with minimal CPU interaction.



Timer 2 is a 40-bit timer used by the Radio. It has a 16-bit counter with a configurable timer period and a 24-bit overflow counter that can be used to keep track of the number of periods that have transpired. A 40-bit capture register is also used to record the exact time at which a start-of-frame delimiter is received/transmitted or the exact time at which a packet ends. There are two 16-bit timer-compare registers and two 24-bit overflow-compare registers that can be used to give exact timing for start of RX or TX to the radio or general interrupts.

Timer 3 and timer 4 are 8-bit timers with timer/counter/PWM functionality. They have a programmable prescaler, an 8-bit period value, and one programmable counter channel with an 8-bit compare value. Each of the counter channels can be used as PWM output.

USART 0 is configurable as either an SPI master/slave or a UART. It provides double buffering on both RX and TX and hardware flow control and is thus well suited to high-throughput full-duplex applications. The USART has its own high-precision baud-rate generator, thus leaving the ordinary timers free for other uses. When configured as SPI slaves, the USART samples the input signal using SCK directly instead of using some oversampling scheme, and are thus well-suited for high data rates.

The **I**²**C** module provides a digital peripheral connection with two pins and supports both master and slave operation.

The **ADC** supports 7 bits (30 kHz bandwidth) to 12 bits (4 kHz bandwidth) of resolution. DC and audio conversions with up to eight input channels (Port 0) are possible. The inputs can be selected as single-ended or differential. The reference voltage can be internal, AVDD, or a single-ended or differential external signal. The ADC also has a temperature-sensor input channel. The ADC can automate the process of periodic sampling or conversion over a sequence of channels.

The **AES encryption/decryption core** allows the user to encrypt and decrypt data using the AES algorithm with 128-bit keys. The AES core also supports ECB, CBC, CFB, OFB, CTR, and CBC-MAC, as well as hardware support for CCM.


The ultralow-power **analog comparator** enables applications to wake up from PM2 or PM3 based on an analog signal. Both inputs are brought out to pins; the reference voltage must be provided externally. The comparator output is mapped into the digital I/O port and can be treated by the MCU as a regular digital input.






NSTRUMENTS

Texas





CC2543 SWRS107B – APRIL 2012 – REVISED MAY 2012

www.ti.com

NSTRUMENTS

ÈXAS

TYPICAL CHARACTERISTICS (continued) Table 2. Recommended Output Power Settings⁽¹⁾


| TXPOWER Register Setting | Typical Output Power (dBm) |
|--------------------------|----------------------------|
| 0xE5 | 5 |
| 0xD5 | 4 |
| 0xC5 | 3 |
| 0xB5 | 2 |
| 0xA5 | 0 |
| 0x95 | -2 |
| 0x85 | -3 |
| 0x75 | -4 |
| 0x65 | -6 |
| 0x55 | -8 |
| 0x45 | -11 |
| 0x35 | -13 |
| 0x25 | -15 |
| 0x15 | -17 |
| 0x05 | -20 |

 Measured on Texas Instruments CC2543 EM reference design with TA = 25°C, VDD = 3 V and fc = 2440 MHz. See SWRU283 for recommended register settings.



APPLICATION INFORMATION

Few external components are required for the operation of the CC2543. A typical application circuit is shown in Figure 19. For suggestions of component values other than those listed in Table 3, see reference design CC2543EM. The performance stated in this data sheet is only valid for the CC2543EM reference design. To obtain similar performance, the reference design should be copied as closely as possible.



S0383-08

Figure 19. CC2543 Application Circuit

Table 3. Overview of External Components (Excluding Balun, Crystal and Supply Decoupling Capacitors)

| COMPONENT | DESCRIPTION | VALUE |
|-----------|--|-------|
| C301 | Decoupling capacitor for the internal 1.8V digital voltage regulator | 1 µF |
| R251 | Precision resistor ±1%, used for internal biasing | 56 kΩ |

Input/Output Matching

When using an unbalanced antenna such as a monopole, a balun should be used to optimize performance. The balun can be implemented using low-cost discrete inductors and capacitors. See reference design, CC2543EM, for recommended balun.

CC2543 SWRS107B – APRIL 2012–REVISED MAY 2012

Crystal

An external 32-MHz crystal with two loading capacitors is used for the 32-MHz crystal oscillator. The load capacitance seen by the 32-MHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{161}} + \frac{1}{C_{171}}} + C_{\text{parasitic}}$$
(1)

A series resistor may be used to comply with ESR requirement.

On-Chip 1.8-V Voltage Regulator Decoupling

The 1.8-V on-chip voltage regulator supplies the 1.8-V digital logic. This regulator requires a decoupling capacitor (C301) for stable operation.

Power-Supply Decoupling and Filtering

Proper power-supply decoupling must be used for optimum performance. The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application. TI provides a compact reference design that should be followed very closely.



PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|-----------------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| CC2543RHMR | ACTIVE | QFN | RHM | 32 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| CC2543RHMT | ACTIVE | QFN | RHM | 32 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

| *All | dimensions are nominal | | | | | | | | | | | | |
|------|------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | CC2543RHMR | QFN | RHM | 32 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| | CC2543RHMT | QFN | RHM | 32 | 250 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |

TEXAS INSTRUMENTS

www.ti.com


PACKAGE MATERIALS INFORMATION

2-May-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CC2543RHMR | QFN | RHM | 32 | 3000 | 338.1 | 338.1 | 20.6 |
| CC2543RHMT | QFN | RHM | 32 | 250 | 338.1 | 338.1 | 20.6 |





A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



THERMAL PAD MECHANICAL DATA

RHM (S-PVQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.






NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



RHM (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------------|---------------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Mobile Processors | www.ti.com/omap | | |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | |
| | TI 505 0 | | |

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated