

Transformer Driver for Isolated Power Supplies

Check for Samples: SN6501

FEATURES

- Push-Pull Driver for Small Transformers
- Single 3.3 V or 5 V Supply
- High Primary-side Current Drive:
 - 5 V Supply: 350 mA (max)3.3 V Supply: 150 mA (max)
- Low Ripple on Rectified Output Permits Small Output Capacitors
- Small 5-pin SOT23 Package

APPLICATIONS

- Isolated Interface Power Supply for CAN, RS-485, RS-422, RS-232, SPI, I2C, Low-Power LAN
- Industrial Automation
- Process Control
- Medical Equipment

DESCRIPTION

The SN6501 is a monolithic oscillator/power-driver, specifically designed for small form factor, isolated power supplies in isolated interface applications. It drives a low-profile, center-tapped transformer primary from a 3.3 V or 5 V DC power supply. The secondary can be wound to provide any isolated voltage based on transformer turns ratio.

The SN6501 consists of an oscillator followed by a gate drive circuit that provides the complementary output signals to drive the ground referenced N-channel power switches. The internal logic ensures break-before-make action between the two switches.

The SN6501 is available in a small SOT23-5 package, and is specified for operation at temperatures from -40°C to 125°C.




Figure 1. Typical Operating Circuit


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTIONS



PIN No.	NAME	DESCRIPTION
1	D1	Drain 1
2	Vcc	Supply voltage
3	D2	Drain 2
4,5	GND	Ground

TEST CIRCUIT




Figure 2. Test Circuit for $R_{\text{ON}},\,f_{\text{OSC}},\,f_{\text{St}},\,t_{\text{r-D}},\,t_{\text{f-D}},\,t_{\text{BBM}}$




Figure 3. Test Circuit for Output Voltage and Efficiency at TP1 and TP2 (see Figure 4 to Figure 23)

Submit Documentation Feedback



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

				VALUES				
V _{CC}	Supply voltage			-0.3 V to +6 V				
V_{D1}, V_{D2}	Output switch voltage			14 V				
I _{D1P} , I _{D2P}	Peak output switch current	Peak output switch current						
P _{TOT}	Continuous power dissipation	250 mW						
ESD	Human Body Model	ESDA/JEDEC JS-001-2012		±4 kV				
	Charged Device Model	JEDEC JESD22-C101E	All Pins	±1.5 kV				
	Machine Model	JEDEC JESD22-A115-A		±200 V				
T _{STG}	Storage temperature range		−65°C to 150°C					
TJ	Junction temperature	9 . 9						

⁽¹⁾ Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS is not implied. Exposure to absolute-maximum-rated conditions for extended periods affects device reliability.

THERMAL INFORMATION

	THERMAL METRIC(1)	SN6501	LINUTO
	THERMAL METRIC ⁽¹⁾	DBV 5-PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	208.3	
θ_{JCtop}	Junction-to-case (top) thermal resistance	87.1	
θ_{JB}	Junction-to-board thermal resistance	40.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	39.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

				MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage			3		5.5	V
., .,	Outrout assistate scales are	$V_{CC} = 5 V \pm 10\%,$	When connected to Transformer with	0		11	
V_{D1}, V_{D2}	Output switch voltage	$V_{CC} = 3.3 \text{ V} \pm 10\%$ primary winding Center-tapped		0		7.2	V
	D1 and D2 output switch	V _{CC} = 5 V ± 10%	V _{D1} , V _{D2} Swing ≥ 3.8 V, see Figure 27 for typical characteristics			350	A
I _{D1} , I _{D2}	current – Primary-side	$V_{CC} = 3.3 \text{ V} \pm 10\%$	V _{D1} , V _{D2} Swing ≥ 2.5 V, see Figure 26 for typical characteristics	150		mA	
T _A	Ambient temperature			-40		125	°C

Copyright © 2012, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS

Over full-range of recommended operating conditions, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	Switch-on resistance	V _{CC} = 3.3 V ± 10%, See Figure 2		1	3	0
R _{ON}	Switch-on resistance	$V_{CC} = 5.0 \text{ V} \pm 10\%$, See Figure 2		0.6	2	Ω
	Average events everent(1)	$V_{CC} = 3.3 \text{ V} \pm 10\%$, no load		150	400	
I _{CC}	Average supply current ⁽¹⁾	$V_{CC} = 5.0 \text{ V} \pm 10\%$, no load		300	700	uA
f _{ST}	Startup frequency	V _{CC} = 2.4 V, See Figure 2		300		kHz
	Ossillator fraguessy	$V_{CC} = 3.3 \text{ V} \pm 10\%$, See Figure 2	250	360	550	kHz
fosc	Oscillator frequency	$V_{CC} = 5.0 \text{ V} \pm 10\%$, See Figure 2	300	410	620	KHZ
	D4 D0 suitaut rise times	V _{CC} = 3.3 V ± 10%, See Figure 2		70		
t _{r-D}	D1, D2 output rise time	V _{CC} = 5.0 V ± 10%, See Figure 2		80		ns
	D4 D0 sectoral fall force	V _{CC} = 3.3 V ± 10%, See Figure 2		110		
t _{f-D}	D1, D2 output fall time	V _{CC} = 5.0 V ± 10%, See Figure 2		60		ns
	Drook hofore make time	V _{CC} = 3.3 V ± 10%, See Figure 2	150			ns
t _{BBM}	Break-before-make time	V _{CC} = 5.0 V ± 10%, See Figure 2		50		

⁽¹⁾ Average supply current is the current used by SN6501 only. It does not include load current.



TYPICAL OPERATING CHARACTERISTICS

Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. $T_A = 25$ °C unless otherwise noted.




Figure 4. Output Voltage vs Load Current




Figure 5. Efficiency vs Load Current




Figure 6. Output Voltage vs Load Current




Figure 7. Efficiency vs Load Current




Figure 8. Output Voltage vs Load Current




Figure 9. Efficiency vs Load Current



Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. $T_A = 25$ °C unless otherwise noted.




Figure 10. Output Voltage vs Load Current




Figure 11. Efficiency vs Load Current




Figure 12. Output Voltage vs Load Current




Figure 13. Efficiency vs Load Current




Figure 14. Output Voltage vs Load Current




Figure 15. Efficiency vs Load Current



Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. T_A = 25°C unless otherwise noted.




Figure 16. Output Voltage vs Load Current




Figure 17. Efficiency vs Load Current





Figure 18.

TP1

T1 = 1:1.5 (750310999 from Wurth Electronics Midcom)- $V_{\rm IN}$ = 3.3 V, $V_{\rm OUT}$ = 3.3 V






Figure 20.

50 60

 I_{LOAD} - mA

80 90

Figure 21.

LDO = TPS76333

10 20 30



Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. $T_A = 25$ °C unless otherwise noted.




Figure 22. Output Voltage vs Load Current




Figure 23. Efficiency vs Load Current




Figure 24. Average Supply Current vs Free-Air Temperature




Figure 25. D1, D2 Oscillator Frequency vs Free-Air Temperature




Figure 26. D1, D2 Primary-side Output Switch Voltage Swing vs Current




Figure 27. D1, D2 Primary-side Output Switch Voltage Swing vs Current



Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. $T_A = 25$ °C unless otherwise noted.




Figure 28. D1, D2 Switching Waveforms




Figure 29. D1, D2 Break-Before-Make Waveform



APPLICATION INFORMATION

The SN6501 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.




Figure 30. SN6501 Block Diagram and Output Timing with Break-Before-Make Action

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals, S and \overline{S} , with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, G_1 and G_2 , present the gate-drive signals for the output transistors Q_1 and Q_2 . As shown in Figure 31, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.




Figure 31. Detailed Output Signal Waveforms

PUSH-PULL CONVERTER

Push-pull converters require transformers with center-taps to transfer power from the primary to the secondary (see Figure 32).

Submit Documentation Feedback






Figure 32. Switching Cycles of a Push-Pull Converter

When Q1 conducts, VIN drives a current through the lower half of the primary to ground, thus creating a negative voltage potential at the lower primary end with regards to the V_{IN} potential at the center-tap.

At the same time the voltage across the upper half of the primary is such that the upper primary end is positive with regards to the center-tap in order to maintain the previously established current flow through Q_2 , which now has turned high-impedance. The two voltage sources, each of which equaling V_{IN} , appear in series and cause a voltage potential at the open end of the primary of $2 \times V_{IN}$ with regards to ground.

Per dot convention the same voltage polarities that occur at the primary also occur at the secondary. The positive potential of the upper secondary end therefore forward biases diode CR_1 . The secondary current starting from the upper secondary end flows through CR_1 , charges capacitor C, and returns through the load impedance R_1 back to the center-tap.

When Q_2 conducts, Q_1 goes high-impedance and the voltage polarities at the primary and secondary reverse. Now the lower end of the primary presents the open end with a $2 \times V_{IN}$ potential against ground. In this case CR_2 is forward biased while CR_1 is reverse biased and current flows from the lower secondary end through CR_2 , charging the capacitor and returning through the load to the center-tap.

CORE MAGNETIZATION

Figure 33 shows the ideal magnetizing curve for a push-pull converter with B as the magnetic flux density and H as the magnetic field strength. When Q_1 conducts the magnetic flux is pushed from A to A', and when Q_2 conducts the flux is pulled back from A' to A. The difference in flux and thus in flux density is proportional to the product of the primary voltage, V_P , and the time, t_{ON} , it is applied to the primary: $B \approx V_P \times t_{ON}$.




Figure 33. Core Magnetization and Self-Regulation Through Positive Temperature Coefficient of R_{DS(on)}

This volt-seconds (V-t) product is important as it determines the core magnetization during each switching cycle. If the V-t products of both phases are not identical, an imbalance in flux density swing results with an offset from the origin of the B-H curve. If balance is not restored, the offset increases with each following cycle and the transformer slowly creeps toward the saturation region.

Copyright © 2012, Texas Instruments Incorporated



Fortunately, due to the positive temperature coefficient of a MOSFET's on-resistance, the output FETs of the SN6501 have a self-correcting effect on V-t imbalance. In the case of a slightly longer on-time, the prolonged current flow through a FET gradually heats the transistor which leads to an increase in R_{DS-on} . The higher resistance then causes the drain-source voltage, V_{DS} , to rise. Because the voltage at the primary is the difference between the constant input voltage, V_{IN} , and the voltage drop across the MOSFET, $V_P = V_{IN} - V_{DS}$, V_P is gradually reduced and V-t balance restored.

CONVERTER DESIGN

The following recommendations on components selection focus on the design of an efficient push-pull converter with high current drive capability. Contrary to popular belief, the output voltage of the unregulated converter output drops significantly over a wide range in load current. The characteristic curve in Figure 8 for example shows that the difference between V_{OUT} at minimum load and V_{OUT} at maximum load exceeds a transceiver's supply range. Therefore, in order to provide a stable, load independent supply while maintaining maximum possible efficiency the implementation of a low dropout regulator (LDO) is strongly advised.

The final converter circuit is shown in Figure 3. The measured V_{OUT} and efficiency characteristics for the regulated and unregulated outputs are shown in Figure 4 to Figure 23.

SN6501 DRIVE CAPABILITY

The SN6501 transformer driver is designed for low-power push-pull converters with input and output voltages in the range of 3 V to 5.5 V. While converter designs with higher output voltages are possible, care must be taken that higher turns ratios don't lead to primary currents that exceed the SN6501 specified current limits.

LDO SELECTION

The minimum requirements for a suitable low dropout regulator are:

- Its current drive capability should slightly exceed the specified load current of the application to prevent the LDO from dropping out of regulation. Therefore for a load current of 100 mA, choose a 100 mA to 150 mA LDO. While regulators with higher drive capabilities are acceptable, they also usually possess higher dropout voltages that will reduce overall converter efficiency.
- The internal dropout voltage, V_{DO}, at the specified load current should be as low as possible to maintain efficiency. For a low-cost 150 mA LDO, a V_{DO} of 150 mV at 100 mA is common. Be aware however, that this lower value is usually specified at room temperature and can increase by a factor of 2 over temperature, which in turn will raise the required minimum input voltage.
- The required minimum input voltage preventing the regulator from dropping out of line regulation is given with:

$$V_{I-min} = V_{DO-max} + V_{O-max}$$
.

This means in order to determine V_I for worst-case condition, the user must take the maximum values for V_{DO} and V_O specified in the LDO data sheet for rated output current (i.e., 100 mA) and add them together. Also specify that the output voltage of the push-pull rectifier at the specified load current is equal or higher than V_{I-min} . If it is not, the LDO will lose line-regulation and any variations at the input will pass straight through to the output. Hence below V_{I-min} the output voltage will follow the input and the regulator behaves like a simple conductor.

• The maximum regulator input voltage must be higher than the rectifier output under no-load. Under this condition there is no secondary current reflected back to the primary, thus making the voltage drop across R_{DS-on} negligible and allowing the entire converter input voltage to drop across the primary. At this point the secondary reaches its maximum voltage of

$$V_{S-max} = V_{IN-max} \times n$$

with $V_{\text{IN-max}}$ as the maximum converter input voltage and n as the transformer turns ratio. Thus to prevent the LDO from damage the maximum regulator input voltage must be higher than $V_{\text{S-max}}$. Table 1 lists the maximum secondary voltages for various turns ratios commonly applied in push-pull converters with 100 mA output drive.

Table 1. Required maximum LDO Input Voltages for Various Push-pull Configurations

	LDO			
CONFIGURATION	V _{IN-max} [V]	TURNS-RATIO	V _{S-max} [V]	V _{I-max} [V]
3.3 V_{IN} to 3.3 V_{OUT}	3.6	1.5 ± 3%	5.6	6 to 10
3.3 V _{IN} to 5 V _{OUT}	3.6	2.2 ± 3%	8.2	10

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



Table 1. Required maximum LDO Input Voltages for Various Push-pull Configurations (continued)

	LDO			
CONFIGURATION	V _{IN-max} [V]	TURNS-RATIO	V _{S-max} [V]	V _{I-max} [V]
5 V _{IN} to 5 V _{OUT}	5.5	1.5 ± 3%	8.5	10

DIODE SELECTION

A rectifier diode should always possess low-forward voltage to provide as much voltage to the converter output as possible. When used in high-frequency switching applications, such as the SN6501 however, the diode must also possess a short recovery time. Schottky diodes meet both requirements and are therefore strongly recommended in push-pull converter designs. An excellent choice for low-volt applications is the MBR0520L with a typical forward voltage of 275 mV at 100 mA forward current. For higher output voltages such as ±10 V and above use the MBR0530 which provides a higher DC blocking voltage of 30 V.




Figure 34. Diode Forward Characteristics for MBR0520L (left) and MBR0530 (right)

CAPACITOR SELECTION

The capacitors in the converter circuit in Figure 3 are multi-layer ceramic chip (MLCC) capacitors.

As with all high speed CMOS ICs, the SN6501 requires a bypass capacitor in the range of 10 nF to 100 nF.

The input bulk capacitor at the center-tap of the primary supports large currents into the primary during the fast switching transients. For minimum ripple make this capacitor 10 μ F to 22 μ F. In a 2-layer PCB design with a dedicated ground plane, place this capacitor close to the primary center-tap to minimize trace inductance. In a 4-layer board design with low-inductance reference planes for ground and V_{IN} , the capacitor can be placed at the supply entrance of the board. To ensure low-inductance paths use two vias in parallel for each connection to a reference plane or to the primary center-tap.

The bulk capacitor at the rectifier output smoothes the output voltage. Make this capacitor 10 µF to 22 µF.

The small capacitor at the regulator input is not necessarily required. However good analog design practice suggests, using a small value of 47 nF to 100 nF improves the regulator's transient response and noise rejection.

The LDO output capacitor buffers the regulated output for the subsequent isolator and transceiver circuitry. The choice of output capacitor depends on the LDO stability requirements specified in the data sheet. However, in most cases, a low-ESR ceramic capacitor in the range of 4.7 μ F to 10 μ F will satisfy these requirements.

Copyright © 2012, Texas Instruments Incorporated

Submit Documentation Feedback



TRANSORMER SELECTION

V-t Product Calculation

To prevent a transformer from saturation its V-t product must be greater than the maximum V-t product applied by the SN6501. The maximum voltage delivered by the SN6501 is the nominal converter input plus 10%. The maximum time this voltage is applied to the primary is half the period of the lowest frequency at the specified input voltage. Therefore, the transformer's minimum V-t product is determined through:

$$Vt_{min} \ge V_{IN-max} \times \frac{T_{max}}{2} = \frac{V_{IN-max}}{2 \times f_{min}}$$
(1)

Inserting the numeric values from the data sheet into the equation above yields the minimum V-t products of

$$Vt_{min} \geq \frac{3.6 \text{ V}}{2 \times 250 \text{ kHz}} = 7.2 \text{ V}\mu\text{s}$$
 for 3.3 V, and

$$Vt_{min} \ge \frac{5.5 \text{ V}}{2 \times 300 \text{ kHz}} = 9.1 \text{V}\mu\text{s}$$
 for 5 V applications. (2)

Common V-t values for low-power center-tapped transformers range from 22 Vµs to 150 Vµs with typical footprints of 10 mm x 12 mm. However, transformers specifically designed for PCMCIA applications provide as little as 11 Vµs and come with a significantly reduced footprint of 6 mm x 6 mm only.

While Vt-wise all of these transformers can be driven by the SN6501, other important factors such as isolation voltage, transformer wattage, and turns ratio must be considered before making the final decision.

Turns Ratio Estimate

Assume the rectifier diodes and linear regulator has been selected. Also, it has been determined that the transformer choosen must have a V-t product of at least 11 Vµs. However, before searching the manufacturer websites for a suitable transformer, the user still needs to know its minimum turns ratio that allows the push-pull converter to operate flawlessly over the specified current and temperature range. This minimum transformation ratio is expressed through the ratio of minimum secondary to minimum primary voltage multiplied by a correction factor that takes the transformer's typical efficiency of 97% into account:

$$V_{P-min} = V_{IN-min} - V_{DS-max}$$
(3)

 V_{S-min} must be large enough to allow for a maximum voltage drop, V_{F-max} , across the rectifier diode and still provide sufficient input voltage for the regulator to remain in regulation. From the LDO SELECTION section, this minimum input voltage is known and by adding V_{F-max} gives the minimum secondary voltage with:

$$V_{S-min} = V_{F-max} + V_{DO-max} + V_{O-max}$$
 (4)




Figure 35. Establishing the Required Minimum Turns Ratio Through $n_{min} = 1.031 \times V_{S-min} / V_{P-min}$

Then calculating the available minimum primary voltage, V_{P-min} , involves subtracting the maximum possible drain-source voltage of the SN6501, V_{DS-max} , from the minimum converter input voltage V_{IN-min} :



$$V_{P-min} = V_{IN-min} - V_{DS-max}$$
 (5)

 V_{DS-max} however, is the product of the maximum $R_{DS(on)}$ and I_D values for a given supply specified in the SN6501 data sheet:

$$V_{DS-max} = R_{DS-max} \times I_{Dmax}$$
 (6)

Then inserting Equation 6 into Equation 5 yields:

$$V_{P-min} = V_{IN-min} - R_{DS-max} \times I_{Dmax}$$
 (7)

and inserting Equation 7 and Equation 4 into Equation 3 provides the minimum turns ration with:

$$n_{min} = 1.031 \times \frac{V_{F-max} + V_{DO-max} + V_{O-max}}{V_{IN-min} - R_{DS-max} \times I_{D-max}}$$
(8)

Example:

For a 3.3 V_{IN} to 5 V_{OUT} converter using the rectifier diode MBR0520L and the 5 V LDO TPS76350, the data sheet values taken for a load current of 100 mA and a maximum temperature of 85°C are $V_{F-max} = 0.2$ V, $V_{DO-max} = 0.2$ V, and $V_{O-max} = 5.175$ V.

Then assuming that the converter input voltage is taken from a 3.3 V controller supply with a maximum $\pm 2\%$ accuracy makes $V_{IN-min} = 3.234$ V. Finally the maximum values for drain-source resistance and drain current at 3.3 V are taken from the SN6501 data sheet with $R_{DS-max} = 3 \Omega$ and $I_{D-max} = 150$ mA.

Inserting the values above into Equation 8 yields a minimum turns ratio of:

$$n_{min} = 1.031 \times \frac{0.2V + 0.2V + 5.175 V}{3.234 V - 3 \Omega \times 150 \text{ mA}} = 2$$
 (9)

Most commercially available transformers for 3-to-5 V push-pull converters offer turns ratios between 2.0 and 2.3 with a common tolerance of ±3%.

HIGHER OUTPUT VOLTAGE DESIGNS

The SN6501 can drive push-pull converters that provide high output voltages of up to 30 V, or bipolar outputs of up to ±15 V. Using commercially available center-tapped transformers, with their rather low turns ratios of 0.8 to 5, requires different rectifier topologies to achieve high output voltages. Figure 36 to Figure 39 show some of these topologies together with their respective open-circuit output voltages.




Figure 36. Bridge Rectifier with Center-Tapped Secondary Enables Bipolar Outputs




Figure 38. Half-wave Rectifier Without Centertapped Secondary Performs Voltage Doubling, Centered Ground provides Bipolar Outputs




Figure 37. Bridge Rectifier Without Center-Tapped Secondary Performs Voltage Doubling




Figure 39. Half-wave Rectifier Without Centered Ground and Center-tapped Secondary Performs Voltage Doubling Twice, Hence Quadrupling V_{IN}



APPLICATION CIRCUITS

The following application circuits are shown for a 3.3 V input supply commonly taken from the local, regulated micro-controller supply. For 5 V input voltages requiring different turn ratios refer to the transformer manufacturers and their websites listed in Table 2.

Table 2. Transformer Manufacturers

Coilcraft Inc.	http://www.coilcraft.com
Halo-Electronics Inc.	http://www.haloelectronics.com
Murata Power Solutions	http://www.murata-ps.com
Wurth Electronics Midcom Inc	http://www.midcom-inc.com




Figure 40. Isolated RS-485 Interface






Figure 41. Isolated CAN Interface




Figure 42. Isolated RS-232 Interface






Figure 43. Isolated Digital Input Module




Figure 44. Isolated SPI Interface for an Analog Input Module with 16 Inputs






Figure 45. Isolated I2C Interface for an Analog Data Acquisition System with 4 Inputs and 4 Outputs




Figure 46. Isolated 4-20mA Current Loop



REVISION HISTORY

Changes from Original (February 2012) to Revision A	Page
Changed the device From: Product Preview To: Production	1
Added Figure 18 to Figure 21	
Changed Equation 8	
Changed Equation 9	
 Changed Table 2, From: Wuerth-Elektronik / Midcom To: Wurth Electronics Mid 	dcom Inc 16
Changed Figure 44	18
Changes from Revision A (March 2012) to Revision B	Page
· · · · · · · · · · · · · · · · · · ·	
Changes from Revision A (March 2012) to Revision B Changed Feature From: Small 5-pin DBV Package To: Small 5-pin SOT23 Pac Changed Figure 3 title	kage 1
 Changed Feature From: Small 5-pin DBV Package To: Small 5-pin SOT23 Pac 	kage 1
 Changed Feature From: Small 5-pin DBV Package To: Small 5-pin SOT23 Pac 	kage 1
Changed Feature From: Small 5-pin DBV Package To: Small 5-pin SOT23 Pace Changed Figure 3 title Changes from Revision B (March 2012) to Revision C	kage
Changed Feature From: Small 5-pin DBV Package To: Small 5-pin SOT23 Pac Changed Figure 3 title	kage



PACKAGE OPTION ADDENDUM



2-Apr-2012

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
SN6501DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN6501DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Mar-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN6501DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN6501DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

www.ti.com 31-Mar-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN6501DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN6501DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

www.ti.com/automotive
www.ti.com/communications
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
www.ti.com/space-avionics-defense
www.ti.com/video

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

OMAP Mobile Processors www.ti.com/omap

Products

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com