# SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688, SN74LS682, SN74LS684 THRU SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS

#### SDLS008

D2617, JANUARY 1981 - REVISED MARCH 1988


- Compares Two-8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- 'LS682 has 20-kΩ Pullup Resistors on the Q Inputs
- SN74LS686 and 'LS687 . . . JT and NT 24-Pin, 300-Mil Packages

TYPE	P = Q	P > 0	OUTPUT	OUTPUT	20-kΩ
	F = U	rzu	ENABLE	CONFIGURATION	PULLUP
'LS682	yes	yes	no	totem-pole	yes
'L\$684	yes	yes	no	totem-pole	no
'LS685	γ <b>е</b> 5	γes	na	open-collector	no
SN74LS686	yes	ves	yes	totem-pole	no
'LS687	yes	yes	yes	open-collector	no
'LS688	yes	no	yes	totem-pole	no

SN54LS687 . . . JT PACKAGE SN74LS686, SN74LS687 . . . DW OR NT PACKAGE (TOP VIEW)


> P>Q | 1 | 24 | VCC G1 | 2 | 23 | G2 P0 | 3 | 22 | P=Q O0 | 4 | 21 | Q7 P1 | 5 | 20 | P7 Q1 | 6 | 19 | NC NC | 7 | 18 | Q6 P2 | 8 | 17 | P6 Q2 | 9 | 16 | Q5 P3 | 10 | 15 | P5 Q3 | 11 | 14 | Q4 GND | 12 | 13 | P4

\$N54L\$687 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection

\$N54L\$682, \$N54L\$684, \$N54L\$685 . . . J PACKAGE \$N74L\$682, \$N74L\$684, \$N74L\$685 . . . DW OR N PACKAGE (TOP VIEW)




SN54LS682, SN54LS684, SN54LS685 . . . FK PACKAGE (TOP VIEW)




SN54LS688 . . . J PACKAGE SN74LS688 . . . DW OR N PACKAGE

(TOP VIEW)



SN54LS688 . . . FK PACKAGE (TOP VIEW)



## SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688 SN74LS682, SN74LS684 THRU SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS

#### description


These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide  $\overline{P}=\overline{Q}$  outputs and all except 'LS688 provide  $\overline{P}>\overline{Q}$  outputs as well. The 'LS682, 'LS684, 'LS685, and 'LS688 have totem-pole outputs, while the 'LS685 and 'LS687 have open-collector outputs. The 'LS682 features 20-k $\Omega$  pullup termination resistors on the Q inputs for analog or switch data.

#### **FUNCTION TABLE**

	INPUTS		OUTI	PUTS
DATA	ENAB	ES	<b>P=Q</b>	P>Q
P, Q	Ğ, <u>G1</u>	G2		.,,
P=Q	L	Х	L	н
P>Q	×	į L	н	L
P <q< td=""><td>X</td><td>X</td><td>н</td><td>Н_</td></q<>	X	X	н	Н_
P = Q	Н	X	Н	Н
P>Q	×	Н	] н	Н
×	Н	] н	Н	н

- NOTES: 1. The last three lines of the function table applies only to the devices having enable inputs, i.e., 'LS686 thru 'LS688.
  - 2. The  $\overline{P < Q}$  function can be generated by applying the  $\overline{P Q}$  and  $\overline{P > Q}$  outputs to a 2-input NAND gate.
  - 3. For 'LS686 and 'LS687,  $\overline{G}$ 1 enables  $\overline{P} = \overline{Q}$  and  $\overline{G}$ 2 enables  $\overline{P} > \overline{Q}$ .


## logic symbols†



 $^{\dagger}$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, JT, N, and NT packages.


#### logic symbols† (continued) 'LS687 'LS688 COMP COMP 12) ãi. P0 (2) G1 Ğ2 (23) ► G2 ە □ (3) P1 (4) PO. ים דו (5) (6) P2 -(8) P3 (B) P2 -P4 (11) (10) P3 (13) (13) P5 -1151 (22) P=0 (15) P5 -1₽=0 ☆ P6 -P6 [17] P7 (17) (19) P=Q رد 🛚 P7 (20) 1P=Q ք 7 00 (3) [] 0<sub>]</sub> (4) 01 (5) Q0-Πο, Q1 (6) Q2 (7) Q2 (9) Q3 (9) (1) 03 (11) 2P -Q Q 04 (12) ò (14) Q Q5 (16) Q4-Q5 (16) Q6• 06 (18) 07 (18) 07- (21)

#### schematics of inputs and outputs



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, JT, N, and NT packages.


'LS682, 'LS684, 'LS685 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.




## 'LS686, 'LS687 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.



## 'LS688 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage: Q inputs of 'LS682	, <b>5</b> .5 V
All other inputs	
Off-state output voltage: 'LS685, 'LS687	
Operating free-air temperature range:	
SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688	-55°C to 125°C
SN74LS682, SN74LS684 thru SN74LS688	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



## SN54LS682, SN54LS684, SN54LS688 SN74LS682, SN74LS684, SN74LS686, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

### recommended operating conditions

		SN54LS'			SN74LS'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.85	5	5.25	>
High-level output current, IOH			-400			-400	μΑ
Low-level output current, IOI			12			24	mΑ
Operating free-air temperature, TA	- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		_				SN54LS	3'	S	N74LS	•	UNIT
	PARAMETE	R	TEST CO	VDITIONS <sup>†</sup>	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
V <sub>IH</sub>	High-level inpu	ut voltage			2			2			V
VIL	Low-level inpu	ut voltage					0.7			0.8	V
	. Hysteresis	P or Q inputs	V <sub>CC</sub> = MIN			0.4			0.4		٧
VIK	Input clamp v	oltage	VCC = MIN.	ij = -18 mA			-1.5			- 1.5	>
Voн	High-level out	put voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	$V_{1H} = 2 V$ , $I_{OH} = -400 \mu A$	2.5			2.7			>
VOL	Low-level out	out voltage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	IOL = 12 mA		0.25	0.4		0.25	0.4	٧
		pat voltage	V <sub>IL</sub> = V <sub>IL</sub> max	iOL = 24 mA					0.35	0.5	
h	Input current at maximum	Q inputs, 'LS682	VCC = MAX,	V <sub>1</sub> = 5.5 V			0.1			0.1	mA
'I 		All other inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V			0.1				,,,,,
ΊΗ	High-level inp	ut current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			20			20	μA
կլ		Q inputs, 'LS682' All other inputs	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			-0.4 -0.2			-0.4 -0.2	mA
los§	Short-circuit o	output current	VCC = MAX.	Vo = 0	- 20		- 100	- 20		- 100	mA
		'LS682				42	70		42	70	
loc.	Supply curren	'LS684	Voc - MAY	Sas Nota 1	40 65		65		40	65	mA
CC	Supply cutten	'LS686	VCC = MAX, Se	X, See Note 1		44	75		44	75	5
		'LS688		Ţ		40	65		40	65	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 1: ICC is measured with any G inputs grounded, all other inputs at 4.5 V, and all outputs open.

## SN54LS682, SN54LS684, SN54LS688 SN74LS682, SN74LS684, SN74LS686, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER†	FROM	TO	TEST	'LS68	2	'LS68	4	'LS68	6	'LS68	8	UNIT
LANAMETER.	(INPUTS)	(OUTPUT)	CONDITIONS	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	UNIT
t <sub>PLH</sub>	P	P≖Q	•	13	25	15	25	13	25	12	18	
t <sub>PHL</sub>		1	Í	15	25	17	25	20	30	17	23	ns
<sup>t</sup> PLH	α	$\overline{P} = \overline{Q}$		14	25	16	25	13	25	12	18	
tPHL_	<u> </u>	r = Q	R <sub>I</sub> = 667 Ω,	15	25	15	25	21	30	17	23	ns
tPLH.	G, G1	P=O	· ·					11	20	12	18	ns
<sup>t</sup> PHL	G, G1		C <sub>L</sub> = 45 pF,					19	30	13	20	i ns
tPLH	Р	P>Q	All other	20	30	22	30	19	30			
tPHL	<u>-</u>	r>u	inputs low, See Note 2	15	30	17	30	15	30			ns
†PLH	0	P>0	See Note 2	21	30	24	30	18	30		•	
tPHL	u	טכה		19	30	20	30	19	30			ns
<sup>t</sup> PLH	Ğ2	₽>Q				<u>-</u>		21	30			
tpHI	<u> </u>	P>U						16	25			ns

 $<sup>^{\</sup>dagger}$ tpLH = propagation delay time, low-to-high-level outputs; tpHL = propagation delay time, high-to-low-level output. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

## SN54LS685, SN54LS687 SN74LS685, SN74LS687, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

## recommended operating conditions

		SN54LS'			SN74LS'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.85	5	5.25	V
High-level output current, VOH			5.5			5.5	V
Low-level output current, IQL			12			24	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DARAMETER		uziono!	5	N54L	3'	s	N74LS	•	UNIT
	PARAMETER	TEST CONE	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
VIH	High-level input voltage			2			2			٧
VIL	Low-level input voltage					0.7			8.0	V
V <sub>T+</sub> - '	V <sub>T</sub> _ Hysteresis P or Q inputs	VCC = MIN			0.4			0.4		٧
$V_{IK}$	Input clamp voltage	VCC = MIN,	I <sub>I</sub> = -18 mA			- 1.5			-1.5	٧
Іон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V			250			100	μА
Vol	Low-level output voltage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	v
- OL	as in love surput valuage	VIL = VILmax	l <sub>OL</sub> = 24 mA					0.35	0.5	1
Iq		VCC = MAX,	V <sub>1</sub> = 7 V			0.1			0.1	mA
_'IH	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			20			20	μΑ
IIL	Low-level input current	V <sub>CC</sub> ≈ MAX,	V <sub>1</sub> = 0.4 V			-0.2			-0.2	mA
	Supply 'LS685		Con Nove 1		40	65		40	65	A
lcc	current 'LS687	$V_{CC} = MAX,$	See Note 1		44	75		44	75	mA

 $<sup>^{\</sup>dagger}$  For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C. NOTE 1: I<sub>CC</sub> is measure with any  $\overline{G}$  inputs grounded, all other inputs at 4.5 V, and all outputs open.

# SN54LS685, SN54LS687 SN74LS685, SN74LS687 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM	то	7507 00101710110		'LS685			'LS687		UNIT											
PARAIVIETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT											
tPLH	P	P=Q			30	45		24	35												
†PHL	F	)			19	35		20	30	ns											
tPLH.	Q	P≂Œ			24	45		24	35												
<sup>t</sup> PHL	<u>u</u>	) P=u }	8. 663.6		23	35		20	30	ns											
tPLH	ਰ, <b>ਰ</b> 1	P=Q	$R_{L} \simeq 667 \Omega$					21	35												
<b>TPHL</b>	G, G1	P∓U.	Cլ = 45 pF,					18	30	ns											
t <sub>PLH</sub>	Р	P>Q	All other		32	45		24	35												
<sup>†</sup> PHL	P	P>u	inputs low,		16	35		16	30	ns											
t <sub>PLH</sub>	a	P>Q	See Note 2		30	45		24	35												
tPHL	u	) r>u			20	35		16	30	ns											
tPLH	<u>G</u> 2	B C						24	35												
<sup>†</sup> PHL	G2	P>0 )	P>0	P>0	P>Q	P > 0.	P>Q	P>Q	P>Q	P>Q	P>0	P>0	P>0.						15	30	ns

 $<sup>^{\</sup>dagger}$ tpLH = propagation delay time, low-to-high-level outputs; tpHL = propagation delay time, high-to-low-level output. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

23-Mar-2012

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-8415301VRA	ACTIVE	CDIP	J	20	20	TBD	A42	N / A for Pkg Type	
5962-8415301VSA	ACTIVE	CFP	W	20	25	TBD	Call TI	N / A for Pkg Type	
84151012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
8415101RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Call TI	
8415101SA	ACTIVE	CFP	W	20	1	TBD	Call TI	Call TI	
84152012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
8415201RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Call TI	
8415201SA	ACTIVE	CFP	W	20	1	TBD	Call TI	Call TI	
84153012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
8415301RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Call TI	
8415301SA	ACTIVE	CFP	W	20	1	TBD	Call TI	Call TI	
SN54LS682J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SN54LS684J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SN54LS688J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SN74LS682DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS682DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS682DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS682DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS682DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS682DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS682N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS682NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS682NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS682NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



23-Mar-2012

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74LS682NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS684DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS684DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS684DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS684DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS684DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS684DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS684N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS684NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS684NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS684NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS684NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS686DW	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	
SN74LS686NT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	
SN74LS687NT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	
SN74LS688DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS688DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS688DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS688DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS688DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	





www.ti.com 23-Mar-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74LS688DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS688N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS688N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	
SN74LS688NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS688NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS688NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS688NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SNJ54LS682FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS682J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SNJ54LS682W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	
SNJ54LS684FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS684J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SNJ54LS684W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	
SNJ54LS688FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS688J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SNJ54LS688W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

23-Mar-2012

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS682, SN54LS684, SN54LS688, SN54LS688-SP, SN74LS682, SN74LS684, SN74LS688:

Catalog: SN74LS682, SN74LS684, SN74LS688, SN54LS688

Military: SN54LS682, SN54LS684, SN54LS688

Space: SN54LS688-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and gualified for use in Space-based application




## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS682DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74LS682NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74LS684DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74LS684NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74LS688DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74LS688NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS682DWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN74LS682NSR	SO	NS	20	2000	346.0	346.0	41.0
SN74LS684DWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN74LS684NSR	SO	NS	20	2000	346.0	346.0	41.0
SN74LS688DWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN74LS688NSR	SO	NS	20	2000	346.0	346.0	41.0

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## NT (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

.ti.com/automotive
ti.com/communications
.ti.com/computers
.ti.com/consumer-apps
.ti.com/energy
.ti.com/industrial
.ti.com/medical
.ti.com/security
ti.com/space-avionics-defense
.ti.com/video
.ti. .ti.

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

OMAP Mobile Processors www.ti.com/omap

**Products** 

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com