## LM3150

LM3150 SIMPLE SWITCHER © CONTROLLER, 42V Synchronous Step-Down

## SIMPLE SWITCHER ${ }^{\circledR}$ CONTROLLER, 42V Synchronous Step-Down

## General Description

The LM3150 SIMPLE SWITCHER ${ }^{\circledR}$ Controller is an easy to use and simplified step down power controller capable of providing up to 12A of output current in a typical application. Operating with an input voltage range of $6 \mathrm{~V}-42 \mathrm{~V}$, the LM3150 features an adjustable output voltage down to 0.6 V . The switching frequency is adjustable up to 1 MHz and the synchronous architecture provides for highly efficient designs. The LM3150 controller employs a Constant On-Time (COT) architecture with a proprietary Emulated Ripple Mode (ERM) control that allows for the use of low ESR output capacitors, which reduces overall solution size and output voltage ripple. The Constant On-Time (COT) regulation architecture allows for fast transient response and requires no loop compensation, which reduces external component count and reduces design complexity.
Fault protection features such as thermal shutdown, undervoltage lockout, over-voltage protection, short-circuit protection, current limit, and output voltage pre-bias startup allow for a reliable and robust solution.
The LM3150 SIMPLE SWITCHER® ${ }^{\circledR}$ concept provides for an easy to use complete design using a minimum number of external components and National's WEBENCH ${ }^{\circledR}$ online design tool. WEBENCH ${ }^{\circledR}$ provides design support for every step of the design process and includes features such as external component calculation with a new MOSFET selector, electrical simulation, thermal simulation, and Build-It boards for prototyping.

## Features

- PowerWise ${ }^{\circledR}$ step-down controller
- 6 V to 42 V Wide input voltage range
- Adjustable output voltage down to 0.6 V
- Programmable switching frequency up to 1 MHz
- No loop compensation required
- Fully WEBENCH ${ }^{\circledR}$ enabled
- Low external component count
- Constant On-Time control
- Ultra-fast transient response
- Stable with low ESR capacitors
- Output voltage pre-bias startup
- Valley current limit
- Programmable soft-start


## Typical Applications

- Telecom
- Networking Equipment
- Routers
- Security Surveillance
- Power Modules


## Typical Application



[^0]
## Connection Diagram



## Ordering Information

| Order Number | Package Type | NSC Package Drawing | Supplied As |
| :---: | :---: | :---: | :---: |
| LM3150MH | eTSSOP-14 | MXA14A | 94 Units per Anti-Static Tube |
| LM3150MHE |  |  | 250 Units in Tape and Reel |
| LM3150MHX |  |  | 2500 Units in Tape and Reel |

## Pin Descriptions

| Pin | Name | Description | Function |
| :---: | :---: | :---: | :---: |
| 1 | VCC | Supply Voltage for FET Drivers | Nominally regulated to 5.95 V . Connect a $1.0 \mu \mathrm{~F}$ to $4.7 \mu \mathrm{~F}$ decoupling capacitor from this pin to ground. |
| 2 | VIN | Input Supply Voltage | Supply pin to the device. Nominal input range is 6 V to 42 V . |
| 3 | EN | Enable | To enable the IC apply a logic high signal to this pin greater than 1.26 V typical or leave floating. To disable the part, ground the EN pin. |
| 4 | FB | Feedback | Internally connected to the regulation, over-voltage, and short-circuit comparators. The regulation setting is 0.6 V at this pin. Connect to feedback resistor divider between the output and ground to set the output voltage. |
| 5,9 | SGND | Signal Ground | Ground for all internal bias and reference circuitry. Should be connected to PGND at a single point. |
| 6 | SS | Soft-Start | An internal $7.7 \mu \mathrm{~A}$ current source charges an external capacitor to provide the softstart function. |
| 7 | RON | On-time Control | An external resistor from VIN to this pin sets the high-side switch on-time. |
| 8 | ILIM | Current Limit | Monitors current through the low-side switch and triggers current limit operation if the inductor valley current exceeds a user defined value that is set by $\mathrm{R}_{\text {LIM }}$ and the Sense current, $\mathrm{I}_{\mathrm{LIM}-\text { TH }}$, sourced out of this pin during operation. |
| 10 | SW | Switch Node | Switch pin of controller and high-gate driver lower supply rail. A boost capacitor is also connected between this pin and BST pin |
| 11 | HG | High-Side Gate Drive | Gate drive signal to the high-side NMOS switch. The high-side gate driver voltage is supplied by the differential voltage between the BST pin and SW pin. |
| 12 | BST | Connection for Bootstrap Capacitor | High-gate driver upper supply rail. Connect a $0.33 \mu \mathrm{~F}-0.47 \mu \mathrm{~F}$ capacitor from SW pin to this pin. An internal diode charges the capacitor during the high-side switch offtime. Do not connect to an external supply rail. |
| 13 | LG | Low-Side Gate Drive | Gate drive signal to the low-side NMOS switch. The low-side gate driver voltage is supplied by VCC. |
| 14 | PGND | Power Ground | Synchronous rectifier MOSFET source connection. Tie to power ground plane. Should be tied to SGND at a single point. |
| EP | EP | Exposed Pad | Exposed die attach pad should be connected directly to SGND. Also used to help dissipate heat out of the IC. |

## Absolute Maximum Ratings <br> (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| VIN, RON to GND | -0.3 V to 47 V |
| :--- | ---: |
| SW to GND | -3 V to 47 V |
| BST to SW | -0.3 V to 7 V |
| BST to GND | -0.3 V to 52 V |

All Other Inputs to GND
-0.3 V to 7 V
ESD Rating (Note 2)
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Electrical Characteristics Limits in standard type are for $T_{J}=25^{\circ} \mathrm{C}$ only; limits in boldface type apply over the junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $\mathrm{V}_{\mathrm{IN}}=18 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start-Up Regulator, VCC |  |  |  |  |  |  |
| VCC |  | $\mathrm{C}_{\mathrm{VCC}}=1 \mu \mathrm{~F}, 0 \mathrm{~mA}$ to 40 mA | 5.65 | 5.95 | 6.25 | V |
| VIN - VCC | VIN - VCC Dropout Voltage | $\mathrm{I}_{\mathrm{VCC}}=2 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  | 40 |  | mV |
|  |  | $\mathrm{I}_{\mathrm{VCC}}=30 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ |  | 330 |  |  |
| $\mathrm{I}_{\mathrm{VCCL}}$ | VCC Current Limit (Note 3) | $\mathrm{VCC}=0 \mathrm{~V}$ | 65 | 100 |  | mA |
| $\mathrm{VCC}_{\text {UVLO }}$ | VCC Under-Voltage Lockout Threshold (UVLO) | VCC Increasing | 4.75 | 5.1 | 5.40 | V |
| VCC ${ }_{\text {UVLO-HYS }}$ | VCC UVLO Hysteresis | VCC Decreasing |  | 475 |  | mV |
| $\mathrm{t}_{\text {CC-UVLO-D }}$ | VCC UVLO Filter Delay |  |  | 3 |  | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Operating Current | No Switching, $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ |  | 3.5 | 5 | mA |
| $\mathrm{I}_{\text {IN-SD }}$ | Input Operating Current, Device Shutdown | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ |  | 32 | 55 | $\mu \mathrm{A}$ |

GATE Drive

| $\mathrm{I}_{\mathrm{Q} \text {-BST }}$ | Boost Pin Leakage | $\mathrm{V}_{\mathrm{BST}}-\mathrm{V}_{\text {SW }}=6 \mathrm{~V}$ |  | 2 |  | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DS-HG-Pull-Up }}$ | HG Drive Pull-Up On-Resistance | $\mathrm{I}_{\mathrm{HG}}$ Source $=200 \mathrm{~mA}$ |  | 5 |  | $\Omega$ |
| $\mathrm{R}_{\text {DS-HG-Pull-Down }}$ | HG Drive Pull-Down On-Resistance | $\mathrm{I}_{\mathrm{HG}}$ Sink $=200 \mathrm{~mA}$ |  | 3.4 |  | $\Omega$ |
| $\mathrm{R}_{\text {DS-LG-Pull-Up }}$ | LG Drive Pull-Up On-Resistance | $\mathrm{I}_{\text {LG }}$ Source $=200 \mathrm{~mA}$ |  | 3.4 |  | $\Omega$ |
| $\mathrm{R}_{\text {DS-LG-Pull-Down }}$ | LG Drive Pull-Down On-Resistance | $\mathrm{I}_{\text {LG }}$ Sink $=200 \mathrm{~mA}$ |  | 2 |  | $\Omega$ |
| Soft-Start |  |  |  |  |  |  |
| $\mathrm{I}_{\text {S }}$ | SS Pin Source Current | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ | 5.9 | 7.7 | 9.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS-DIS }}$ | SS Pin Discharge Current |  |  | 200 |  | $\mu \mathrm{A}$ |
| Current Limit |  |  |  |  |  |  |
| $\mathrm{I}_{\text {LIM-TH }}$ | Current Limit Sense Pin Source Current |  | 75 | 85 | 95 | $\mu \mathrm{A}$ |
| ON/OFF Timer |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{ON}}$ | ON Timer Pulse Width | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{ON}}=100 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{FB}}=0.6 \mathrm{~V} \end{aligned}$ |  | 1.02 |  | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=18 \mathrm{~V}, \mathrm{R}_{\mathrm{ON}}=100 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{FB}}=0.6 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 0.62 |  |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=42 \mathrm{~V}, \mathrm{R}_{\mathrm{ON}}=100 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{FB}}=0.6 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 0.36 |  |  |
| $\mathrm{t}_{\text {ON-MIN }}$ | ON Timer Minimum Pulse Width | (Note 4) |  | 200 |  | ns |
| $\mathrm{t}_{\text {OFF }}$ | OFF Timer Minimum Pulse Width |  |  | 370 | 525 | ns |
| Enable Input |  |  |  |  |  |  |
| $\mathrm{V}_{\text {EN }}$ | EN Pin Input Threshold Trip Point | $\mathrm{V}_{\text {EN }}$ Rising | 1.14 | 1.20 | 1.26 | V |
| $\mathrm{V}_{\text {EN-HYS }}$ | EN Pin Threshold Hysteresis | $\mathrm{V}_{\text {EN }}$ Falling |  | 120 |  | mV |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Regulation and Over-Voltage Comparator |  |  |  |  |  |  |
| $\mathrm{V}_{\text {FB }}$ | In-Regulation Feedback Voltage | $\mathrm{V}_{\mathrm{SS}}>0.6 \mathrm{~V}$ | 0.588 | 0.600 | 0.612 | V |
| $\mathrm{V}_{\text {FB-OV }}$ | Feedback Over-Voltage Threshold |  | 0.690 | 0.720 | 0.748 | V |
| $\mathrm{I}_{\text {FB }}$ | Feedback Bias Current |  |  | 20 |  | nA |
| Boost Diode |  |  |  |  |  |  |
| $V_{f}$ | Forward Voltage | $\mathrm{I}_{\mathrm{BST}}=2 \mathrm{~mA}$ |  | 0.7 |  | V |
|  |  | $\mathrm{I}_{\text {BST }}=30 \mathrm{~mA}$ |  | 1 |  |  |
| Thermal Characteristics |  |  |  |  |  |  |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown | Rising |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Thermal Shutdown Hysteresis | Falling |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Junction to Ambient | 4 Layer JEDEC Printed Circuit Board, 9 Vias, No Air Flow |  | 40 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 2 Layer JEDEC Printed Circuit Board. No Air Flow |  | 140 |  |  |
| $\theta_{\text {Jc }}$ | Junction to Case | No Air Flow |  | 4 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and conditions, see the Electrical Characteristics.
Note 2: The human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. Test Method is per JESD-22-A114.
Note 3: VCC provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.
Note 4: See Applications section for minimum on-time when using MOSFETs connected to gate drivers.

## Simplified Block Diagram



## Typical Performance Characteristics

Boost Diode Forward Voltage vs. Temperature


30053140
Quiescent Current vs. Temperature


30053142
$t_{\text {ON }}$ vs. Temperature

$\mathbf{I}_{\text {LIM-TH }}$ vs. Temperature


30053141
Soft-Start Current vs. Temperature


30053143
$t_{\text {ON }}$ vs. Temperature



30053146
VCC Dropout vs. Temperature



30053147

## Theory of Operation

The LM3150 synchronous step-down SIMPLE SWITCHER ${ }^{\circledR}$ Controller utilizes a Constant On-Time (COT) architecture which is a derivative of the hysteretic control scheme. COT relies on a fixed switch on-time to regulate the output. The ontime of the high-side switch can be set manually by adjusting the size of an external resistor $\left(\mathrm{R}_{\mathrm{ON}}\right)$. To maintain a relatively constant switching frequency as $\mathrm{V}_{\text {IN }}$ varies, the LM3150 automatically adjusts the on-time inversely with the input voltage. Assuming an ideal system and $\mathrm{V}_{\text {IN }}$ is much greater than 1 V , the following approximations can be made:
The on-time, $\mathrm{t}_{\mathrm{ON}}$ :

$$
\begin{equation*}
t_{\mathrm{ON}}=\frac{\mathrm{Kx} \mathrm{R}_{\mathrm{ON}}}{\mathrm{~V}_{\mathrm{IN}}} \tag{1}
\end{equation*}
$$

Where constant $\mathrm{K}=100 \mathrm{pC}$
The $\mathrm{R}_{\mathrm{ON}}$ resistance value can be calculated as follows:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{ON}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{Kxf} f_{\mathrm{S}}} \tag{2}
\end{equation*}
$$

Where $f_{s}$ is the desired switching frequency.
Control is based on a comparator and the on-timer, with the output voltage feedback (FB) compared with an internal reference of 0.6 V . If the FB level is below the reference, the highside switch is turned on for a fixed time, $t_{O N}$, which is determined by the input voltage and the resistor $\mathrm{R}_{\mathrm{ON}}$. Following this on-time, the switch remains off for a minimum off-time, $\mathrm{t}_{\text {OFF }}$, as specified in the Electrical Characteristics table or until the FB pin voltage is below the reference, then the switch turns on again for another on-time period. The switching will continue in this fashion to maintain regulation. During continuous conduction mode (CCM), the switching frequency ideally depends on duty-cycle and on-time only. In a practical application however, there is a small delay in the time that the HG goes low and the SW node goes low that also affects the switching frequency that is accounted for in the typical application curves. The duty-cycle and frequency can be approximated as:

$$
\begin{gather*}
D=\frac{t_{\text {ON }}}{t_{\text {ON }}+t_{\text {OFF }}}=t_{\text {ON }} \times f_{S} \approx \frac{V_{\text {OUT }}}{V_{\text {IN }}}  \tag{3}\\
f_{S}=\frac{V_{\text {OUT }}}{K \times R_{\text {ON }}} \tag{4}
\end{gather*}
$$

Typical COT hysteretic controllers need a significant amount of output capacitor ESR to maintain a minimum amount of ripple at the FB pin in order to switch properly and maintain efficient regulation. The LM3150 however, utilizes a proprietary Emulated Ripple Mode control scheme (ERM) that allows the use of low ESR output capacitors. Not only does this reduce the need for high output capacitor ESR, but also significantly reduces the amount of output voltage ripple seen in a typical hysteretic control scheme. The output ripple voltage can become so low that it is comparable to voltage-mode and current-mode control schemes.

## Programming the Output Voltage

The output voltage is set by two external resistors $\left(R_{F B 1}, R_{F B 2}\right)$. The regulated output voltage is calculated as follows:

$$
\begin{equation*}
V_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{FB}} \times \frac{\left(\mathrm{R}_{\mathrm{FB} 1}+\mathrm{R}_{\mathrm{FB} 2}\right)}{\mathrm{R}_{\mathrm{FB} 1}} \tag{5}
\end{equation*}
$$

Where $\mathrm{R}_{\text {FB2 }}$ is the top resistor connected between VOUT and FB , and $\mathrm{R}_{\mathrm{FB} 1}$ is the bottom resistor connected between FB and GND.

## Regulation Comparator

The feedback voltage at FB is compared to the internal reference voltage of 0.6 V . In normal operation (the output voltage is regulated), an on-time period is initiated when the voltage at FB falls below 0.6 V . The high-side switch stays on for the on-time, causing the FB voltage to rise above 0.6 V . After the on-time period, the high-side switch stays off until the FB voltage falls below 0.6 V .

## Over-Voltage Comparator

The over-voltage comparator is provided to protect the output from over-voltage conditions due to sudden input line voltage changes or output loading changes. The over-voltage comparator continuously monitors the voltage at the FB pin and compares it to a 0.72 V internal reference. If the voltage at FB rises above 0.72 V , the on-time pulse is immediately terminated. This condition can occur if the input or the output load changes suddenly. Once the over-voltage protection is activated, the HG and LG signals remain off until the voltage at FB pin falls below 0.72 V .

## Current Limit

Current limit detection occurs during the off-time by monitoring the current through the low-side switch using an external resistor, $\mathrm{R}_{\text {LIM }}$. If during the off-time the current in the low-side switch exceeds the user defined current limit value, the next on-time cycle is immediately terminated. Current sensing is achieved by comparing the voltage across the low side FET with the voltage across the current limit set resistor $R_{\text {LIM. If }}$. the voltage across $\mathrm{R}_{\text {LIM }}$ and the voltage across the low-side FET are equal then the current limit comparator will terminate the next on-time cycle.
The $\mathrm{R}_{\text {LIM }}$ value can be approximated as follows:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{CL}}=\mathrm{l}_{\mathrm{OCL}}-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2} \tag{6}
\end{equation*}
$$

$$
\begin{equation*}
\mathrm{R}_{\mathrm{LIM}}=\frac{\mathrm{I}_{\mathrm{CL}} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \max }}{\mathrm{I}_{\mathrm{LIM}-\mathrm{TH}}} \tag{7}
\end{equation*}
$$

Where $\mathrm{I}_{\mathrm{OCL}}$ is the user-defined average output current limit value, $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})_{\text {max }}}$ is the resistance value of the low-side FETat the expected maximum FET junction temperature, and $\mathrm{I}_{\text {LIM- }}$ $\mathrm{TH}_{\mathrm{H}}$ is an internal current supply of $85 \mu \mathrm{~A}$ typical.
Figure 1 illustrates the inductor current waveform. During normal operation, the output current ripple is dictated by the switching of the FETs. The current through the low-side switch, $I_{\text {valley }}$, is sampled at the end of each switching cycle and compared to the current limit, $\mathrm{I}_{\mathrm{CL}}$, current. The valley current can be calculated as follows:

$$
\begin{equation*}
I_{\text {valley }}=I_{\text {Out }}-\frac{\Delta I_{\mathrm{L}}}{2} \tag{8}
\end{equation*}
$$

Where $I_{\text {OUT }}$ is the average output current and $\Delta I_{L}$ is the peak-to-peak inductor ripple current.
If an overload condition occurs, the current through the lowside switch will increase which will cause the current limit comparator to trigger the logic to skip the next on-time cycle. The IC will then try to recover by checking the valley current during each off-time. If the valley current is greater than or equal to $\mathrm{I}_{\mathrm{CL}}$, then the IC will keep the low-side FET on and allow the inductor current to further decay.
Throughout the whole process, regardless of the load current, the on-time of the controller will stay constant and thereby the positive ripple current slope will remain constant. During each on-time the current ramps-up an amount equal to:

$$
\begin{equation*}
\Delta I_{\mathrm{L}}=\frac{\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}\right) \times t_{\text {ON }}}{\mathrm{L}} \tag{9}
\end{equation*}
$$

The valley current limit feature prevents current runaway conditions due to propagation delays or inductor saturation since the inductor current is forced to decay following any overload conditions.
Current sensing is achieved by either a low value sense resistor in series with the low-side FET or by utilizing the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the low-side FET. The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ sensing method is the preferred choice for a more simplified design and lower costs. The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ value of a FET has a positive temperature coefficient and will increase in value as the FET's temperature increases. The LM3150 controller will maintain a more stable current limit that is closer to the original value that was set by the user, by positively adjusting the $\mathrm{I}_{\mathrm{LIM}-\mathrm{TH}}$ value as the IC temperature increases. This does not provide an exact temperature compensation but allows for a more tightly controlled current limit when compared to traditional $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ sensing methods when the $R_{\text {DS(ON) }}$ value can change typically $140 \%$ from room to maximum temperature and cause other components to be over-designed. The temperature compensated $\mathrm{I}_{\mathrm{LIM}-\mathrm{TH}}$ is shown below where $\mathrm{T}_{J}$ is the die temperature of the LM3150 in Celsius:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LIM}-\mathrm{TH}}\left(\mathrm{~T}_{\mathrm{J}}\right)=\mathrm{I}_{\mathrm{LIM}-\mathrm{TH}} \times\left[1+3.3 \times 10^{-3} \times\left(\mathrm{T}_{\mathrm{J}}-27\right)\right] \tag{10}
\end{equation*}
$$

To calculate the $\mathrm{R}_{\text {LIM }}$ value with temperature compensation, substitute equation (10) into $\mathrm{I}_{\text {LIM-TH }}$ in equation (7).

## Short-Circuit Protection

The LM3150 will sense a short-circuit on the output by monitoring the output voltage. When the feedback voltage has fallen below $60 \%$ of the reference voltage, $\mathrm{V}_{\text {ref }} \times 0.6(\approx 0.36 \mathrm{~V})$, short-circuit mode of operation will start. During short-circuit operation, the SS pin is discharged and the output voltage will fall to 0 V . The SS pin voltage, $\mathrm{V}_{\mathrm{SS}}$, is then ramped back up at the rate determined by the SS capacitor and $\mathrm{I}_{S S}$ until $\mathrm{V}_{\mathrm{SS}}$ reaches 0.7 V . During this re-ramp phase, if the short-circuit fault is still present the output current will be equal to the set current limit. Once the soft-start voltage reaches 0.7 V the output voltage is sensed again and if the $\mathrm{V}_{\mathrm{FB}}$ is still below $\mathrm{V}_{\text {ref }} \times 0.6$ then the SS pin is discharged again and the cycle repeats until the short-circuit fault is removed.

## Soft-Start

The soft-start (SS) feature allows the regulator to gradually reach a steady-state operating point, which reduces start-up stresses and current surges. At turn-on, while VCC is below the under-voltage threshold, the SS pin is internally grounded and $\mathrm{V}_{\text {OUT }}$ is held at 0 V . The SS capacitor is used to slowly ramp $\mathrm{V}_{\mathrm{FB}}$ from 0 V to 0.6 V . By changing the capacitor value, the duration of start-up can be changed accordingly. The start-up time can be calculated using the following equation:

$$
\begin{equation*}
t_{S S}=\frac{V_{\text {ref }} \times C_{S S}}{I_{S S}} \tag{11}
\end{equation*}
$$

Where $\mathrm{t}_{\mathrm{SS}}$ is measured in seconds, $\mathrm{V}_{\text {ref }}=0.6 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{SS}}$ is the soft-start pin source current, which is typically $7.7 \mu \mathrm{~A}$ (refer to electrical table).
An internal switch grounds the SS pin if VCC is below the under-voltage lockout threshold, if a thermal shutdown occurs, or if the EN pin is grounded. By using an externally controlled switch, the output voltage can be shut off by grounding the SS pin.
During startup the LM3150 will operate in diode emulation mode, where the low-side gate LG will turn off and remain off when the inductor current falls to zero. Diode emulation mode will allow start-up into a pre-biased output voltage. When softstart is greater than 0.7 V , the LM3150 will remain in continuous conduction mode. During diode emulation mode at current limit the low-gate will remain off when the inductor current is off.


FIGURE 1. Inductor Current - Current Limit Operation

The soft-start time should be greater than the input voltage rise time and also satisfy the following equality to maintain a smooth transition of the output voltage to the programmed regulation voltage during startup.

$$
\begin{equation*}
\mathrm{t}_{\mathrm{SS}} \geq\left(\mathrm{V}_{\mathrm{OUT}} \times \mathrm{C}_{\mathrm{OUT}}\right) /\left(\mathrm{I}_{\mathrm{OCL}}-\mathrm{I}_{\mathrm{OUT}}\right) \tag{12}
\end{equation*}
$$

## Enable/Shutdown

The EN pin can be activated by either leaving the pin floating due to an internal pull up resistor to VIN or by applying a logic high signal to the EN pin of 1.26 V or greater. The LM3150 can be remotely shut down by taking the EN pin below 1.02 V . Low quiescent shutdown is achieved when $\mathrm{V}_{\mathrm{EN}}$ is less than 0.4 V . During low quiescent shutdown the internal bias circuitry is turned off.
The LM3150 has certain fault conditions that can trigger shutdown, such as over-voltage protection, current limit, undervoltage lockout, or thermal shutdown. During shutdown, the soft-start capacitor is discharged. Once the fault condition is removed, the soft-start capacitor begins charging, allowing the part to start-up in a controlled fashion. In conditions where there may be an open drain connection to the EN pin, it may be necessary to add a 1 nF bypass capacitor to this pin. This will help decouple noise from the EN pin and prevent false disabling.

## Thermal Protection

The LM3150 should be operated such that the junction temperature does not exceed the maximum operating junction temperature. An internal thermal shutdown circuit, which activates at $165^{\circ} \mathrm{C}$ (typical), takes the controller to a low-power reset state by disabling the buck switch and the on-timer, and grounding the SS pin. This feature helps prevent catastrophic failures from accidental device overheating. When the junction temperature falls back below $150^{\circ} \mathrm{C}$ the SS pin is released and device operation resumes.

## Design Guide

The design guide provides the equations required to design with the LM3150 SIMPLE SWITCHER ${ }^{\circledR}$ Controller. WEBENCH ${ }^{\circledR}$ design tool can be used with or in place of this section for a more complete and simplified design process.

## 1. Define Power Supply Operating Conditions

a. Required Output Voltage
b. Maximum and Minimum DC Input Voltage
c. Maximum Expected Load Current during Normal Operation
d. Soft-Start Time

## 2. Set Output Voltage With Feedback Resistors

$$
\begin{equation*}
V_{O U T}=V_{F B} \times \frac{\left(R_{F B 1}+R_{F B 2}\right)}{R_{F B 1}} \tag{13}
\end{equation*}
$$

where $R_{F B 1}$ is the bottom resistor and $R_{F B 2}$ is the top resistor.

## 3. Determine $R_{O N}$ and $f_{s}$

The available frequency range for a given input voltage range, is determined by the duty-cycle, $\mathrm{D}=\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{IN}}$, and the minimum $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\mathrm{OFF}}$ times as specified in the electrical characteristics table. The maximum frequency is thus, $\mathrm{f}_{\text {smax }}=\mathrm{D}_{\text {min }} /$ $\mathrm{t}_{\text {ON-MIN. }}$. Where $\mathrm{D}_{\text {min }}=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN-MAX }}$, is the minimum duty-cycle. The off-time will need to be less than the minimum off-time $\mathrm{t}_{\text {OFF }}$ as specified in the electrical characteristics table plus any turn off and turn on delays of the MOSFETs which can easily add another 200 ns . The minimum off-time will occur at maximum duty cycle $D_{\max }$ and will determine if the frequency chosen will allow for the minimum desired input voltage. The requirement for minimum off-time is $t_{\text {OFF }}=\left(1-D_{\text {max }}\right) / f_{s} \geq\left(t_{\text {OFF }}\right.$ $\mathrm{MIN}^{+} 200 \mathrm{~ns}$ ). If $\mathrm{t}_{\mathrm{OFF}}$ does not meet this requirement it will be necessary to choose a smaller switching frequency $f_{S}$.
Choose $\mathrm{R}_{\mathrm{ON}}$ so that the switching frequency at your typical input voltage matches your $f_{S}$ chosen above using the following formula:

$$
\begin{gather*}
R_{\mathrm{ON}}=\left[\left(\mathrm{V}_{\mathrm{OUT}} \times \mathrm{V}_{\text {IN }}\right)-\mathrm{V}_{\mathrm{OUT}}\right] /\left(\mathrm{V}_{\text {IN }} \times \mathrm{K} \times \mathrm{f}_{\mathrm{S}}\right)+\mathrm{R}_{\mathrm{OND}}  \tag{14}\\
\mathrm{R}_{\mathrm{OND}}=-\left[\left(\mathrm{V}_{\text {IN }}-1\right) \times\left(\mathrm{V}_{\text {IN }} \times 16.5+100\right)\right]-1000 \tag{15}
\end{gather*}
$$

Use Figure 2 to determine if the calculated $\mathrm{R}_{\mathrm{ON}}$ will allow for the minimum desired input voltage. If the minimum desired input voltage is not met, recalculate $R_{O N}$ for a lower switching frequency.


30053183
FIGURE 2. Minimum $V_{\text {IN }}$ vs. $V_{\text {OUT }}$ $\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~A}$

## 4. Determine Inductor Required Using Figure 3

To use the nomograph in Figure 3, calculate the inductor voltmicrosecond constant ET from the following formula:

$$
\begin{equation*}
\mathrm{ET}=\left(\text { Vinmax }-V_{\text {OUT }}\right) \times \frac{V_{\text {OUT }}}{V_{\text {inmax }}} \times \frac{1000}{f_{S}}(V \times \mu \mathrm{s}) \tag{16}
\end{equation*}
$$

Where $f_{s}$ is in $k H z$ units. The intersection of the Load Current and the Volt-microseconds lines on the chart below will determine which inductors are capable for use in the design. The chart shows a sample of parts that can be used. The offline calculator tools and WEBENCH® will fully calculate the requirements for the components needed for the design.


30053152
FIGURE 3. Inductor Nomograph

TABLE 1. Inductor Selection Table

| Inductor Designator | Inductance <br> $(\boldsymbol{\mu H})$ | Current <br> $(\mathbf{A})$ | Part Name | Vendor |
| :---: | :---: | :---: | :---: | :---: |
| L01 | 47 | $7-9$ |  |  |
| L02 | 33 | $7-9$ | SER2817H-333KL | COILCRAFT |
| L03 | 22 | $7-9$ | SER2814H-223KL | COILCRAFT |
| L04 | 15 | $7-9$ | 7447709150 | WURTH |
| L05 | 10 | $7-9$ | RLF12560T-100M7R5 | TDK |
| L06 | 6.8 | $7-9$ | B82477-G4682-M | EPCOS |
| L07 | 4.7 | $7-9$ | B82477-G4472-M | EPCOS |
| L08 | 3.3 | $7-9$ | DR1050-3R3-R | COOPER |
| L09 | 2.2 | $7-9$ | MSS1048-222 | COILCRAFT |
| L10 | 1.5 | $7-9$ | SRU1048-1R5Y | BOURNS |
| L11 | 1 | $7-9$ | DO3316P-102 | COILCRAFT |
| L12 | 0.68 | $7-9$ |  | COILCRAFT |
| L13 | 33 | $9-12$ |  |  |
| L14 | 22 | $9-12$ | SER2918H-223 | COILCRAFT |
| L15 | 15 | $9-12$ | SER2814H-153KL | COILCRAFT |


| Inductor Designator | Inductance ( $\mu \mathrm{H}$ ) | Current <br> (A) | Part Name | Vendor |
| :---: | :---: | :---: | :---: | :---: |
| L16 | 10 | 9-12 | 7447709100 | WURTH |
| L17 | 6.8 | 9-12 | SPT50H-652 | COILCRAFT |
| L18 | 4.7 | 9-12 | SER1360-472 | COILCRAFT |
| L19 | 3.3 | 9-12 | MSS1260-332 | COILCRAFT |
| L20 | 2.2 | 9-12 | DR1050-2R2-R | COOPER |
| L21 | 1.5 | 9-12 | DR1050-1R5-R | COOPER |
| L22 | 1 | 9-12 | DO3316H-102 | COILCRAFT |
| L23 | 0.68 | 9-12 |  |  |
| L24 | 0.47 | 9-12 |  |  |
| L25 | 22 | 12-15 | SER2817H-223KL | COILCRAFT |
| L26 | 15 | 12-15 |  |  |
| L27 | 10 | 12-15 | SER2814L-103KL | COILCRAFT |
| L28 | 6.8 | 12-15 | 7447709006 | WURTH |
| L29 | 4.7 | 12-15 | 7447709004 | WURTH |
| L30 | 3.3 | 12-15 |  |  |
| L31 | 2.2 | 12-15 |  |  |
| L32 | 1.5 | 12-15 | MLC1245-152 | COILCRAFT |
| L33 | 1 | 12-15 |  |  |
| L34 | 0.68 | 12-15 | DO3316H-681 | COILCRAFT |
| L35 | 0.47 | 12-15 |  |  |
| L36 | 0.33 | 12-15 | DR73-R33-R | COOPER |
| L37 | 22 | 15- |  |  |
| L38 | 15 | 15- | SER2817H-153KL | COILCRAFT |
| L39 | 10 | 15- | SER2814H-103KL | COILCRAFT |
| L40 | 6.8 | 15- |  |  |
| L41 | 4.7 | 15- | SER2013-472ML | COILCRAFT |
| L42 | 3.3 | 15- | SER2013-362L | COILCRAFT |
| L43 | 2.2 | 15- |  |  |
| L44 | 1.5 | 15- | HA3778-AL | COILCRAFT |
| L45 | 1 | 15- | B82477-G4102-M | EPCOS |
| L46 | 0.68 | 15- |  |  |
| L47 | 0.47 | 15- |  |  |
| L48 | 0.33 | 15- |  |  |

## 5. Determine Output Capacitance

Typical hysteretic COT converters similar to the LM3150 require a certain amount of ripple that is generated across the ESR of the output capacitor and fed back to the error comparator. Emulated Ripple Mode control built into the LM3150 will recreate a similar ripple signal and thus the requirement for output capacitor ESR will decrease compared to a typical Hysteretic COT converter. The emulated ripple is generated by sensing the voltage signal across the low-side FET and is then compared to the FB voltage at the error comparator input to determine when to initiate the next on-time period.

$$
\begin{equation*}
\mathrm{C}_{\mathrm{Omin}}=70 /\left(\mathrm{f}_{\mathrm{s}}^{2} \times \mathrm{L}\right) \tag{17}
\end{equation*}
$$

The maximum ESR allowed to prevent over-voltage protection during normal operation is:

$$
\begin{equation*}
\mathrm{ESR}_{\max }=\left(80 \mathrm{mV} \times L \times \mathrm{A}_{\mathrm{f}}\right) / E \mathrm{E}_{\min } \tag{18}
\end{equation*}
$$

$E T_{\text {min }}$ is calculated using $\mathrm{V}_{\mathrm{IN} \text {-MIN }}$
$\mathrm{A}_{\mathrm{f}}=\mathrm{V}_{\text {OUT }} / 0.6$ if there is no feed-forward capacitor used
$A_{f}=1$ if there is a feed-forward capacitor used
The minimum ESR must meet both of the following criteria:

$$
\begin{gather*}
\mathrm{ESR}_{\text {min }} \geq\left(15 \mathrm{mV} \times \mathrm{L} \times \mathrm{A}_{\mathrm{f}}\right) / E \mathrm{ET}_{\max }  \tag{19}\\
\mathrm{ESR}_{\min } \geq\left[\mathrm{ET}_{\max } /\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right)\right] \times\left(\mathrm{A}_{\mathrm{f}} / \mathrm{C}_{\mathrm{O}}\right) \tag{20}
\end{gather*}
$$

$E T_{\text {max }}$ is calculated using $\mathrm{V}_{\mathrm{IN}-\mathrm{MAX}}$.
Any additional parallel capacitors should be chosen so that their effective impedance will not negatively attenuate the output ripple voltage.

## 6. Determine The Use of Feed-Forward Capacitor

Certain applications may require a feed-forward capacitor for improved stability and easier selection of available output capacitance. Use the following equation to calculate the value of $\mathrm{C}_{\mathrm{ff}}$.

$$
\begin{gather*}
\mathrm{Z}_{\mathrm{FB}}=\left(\mathrm{R}_{\mathrm{FB} 1} \times \mathrm{R}_{\mathrm{FB} 2}\right) /\left(\mathrm{R}_{\mathrm{FB} 1}+\mathrm{R}_{\mathrm{FB} 2}\right)  \tag{21}\\
\mathrm{C}_{\mathrm{ff}}=\mathrm{V}_{\mathrm{OUT}} /\left(\mathrm{V}_{\mathrm{IN}-\mathrm{MIN}} \times f_{\mathrm{S}} \times \mathrm{Z}_{\mathrm{FB}}\right) \tag{22}
\end{gather*}
$$

## 7. MOSFET and R $_{\text {LIM }}$ Selection

The high-side and low-side FETs must have a drain to source $\left(\mathrm{V}_{\mathrm{DS}}\right)$ rating of at least $1.2 \times \mathrm{V}_{\mathrm{IN}}$.
Use the following equations to calculate the desired target value of the low-side FET $R_{D S(O N)}$ for current limit.

$$
\begin{gather*}
R_{\text {LIM }}\left(T_{j}\right)=\frac{I_{C L} \times R_{D S(O N) \max }}{I_{\text {LIM-TH }}\left(T_{j}\right)}  \tag{23}\\
I_{\text {LIM-TH }}\left(T_{j}\right)=I_{\text {LIM-TH }} \times\left[1+3.3 \times 10^{-3} \times\left(T_{j}-27\right)\right] \tag{24}
\end{gather*}
$$

The gate drive current from VCC must not exceed the minimum current limit of VCC. The drive current from VCC can be calculated with:

$$
\begin{equation*}
I_{\text {VCCdrive }}=Q_{\text {gtotal }} \times f_{S} \tag{25}
\end{equation*}
$$

Where, $\mathrm{Q}_{\text {gtotal }}$ is the combined total gate charge of the highside and low-side FETs.
The plateau voltage of the $F E T V_{G S}$ vs $Q_{g}$ curve, as shown in Figure 4, must be less than VCC -750 mV .


## FIGURE 4. Typical MOSFET Gate Charge Curve

See following design example for estimated power dissipation calculation.

## 8. Calculate Input Capacitance

The main parameters for the input capacitor are the voltage rating, which must be greater than or equal to the maximum DC input voltage of the power supply, and its rms current rating. The maximum rms current is approximately $50 \%$ of the maximum load current.

$$
\begin{equation*}
C_{I N}=\frac{\text { Iomax } \times D \times(1-D)}{f_{s} \times \Delta V_{I N-M A X}} \tag{26}
\end{equation*}
$$

Where, $\Delta \mathrm{V}_{\text {IN-MAX }}$ is the maximum allowable input ripple voltage. A good starting point for the input ripple voltage is $5 \%$ of $\mathrm{V}_{\mathrm{IN}}$.
When using low ESR ceramic capacitors on the input of the LM3150 a resonant circuit can be formed with the impedance of the input power supply and parasitic impedance of long leads/PCB traces to the LM3150 input capacitors. It is recommended to use a damping capacitor under these circumstances, such as aluminum electrolytic that will prevent ringing on the input. The damping capacitor should be chosen to be approximately 5 times greater than the parallel ceramic capacitors combination. The total input capacitance should be greater than 10 times the input inductance of the power supply leads/pcb trace. The damping capacitor should also be chosen to handle its share of the rms input current which is shared proportionately with the parallel impedance of the ceramic capacitors and aluminum electrolytic at the LM3150 switching frequency.
The $\mathrm{C}_{\mathrm{BYP}}$ capacitor should be placed directly at the VIN pin. The recommended value is $0.1 \mu \mathrm{~F}$.

## 9. Calculate Soft-Start Capacitor

$$
\begin{equation*}
C_{S S}=\frac{I_{S S} \times t_{S S}}{V_{\text {ref }}} \tag{27}
\end{equation*}
$$

Where $\mathrm{t}_{\mathrm{ss}}$ is the soft-start time in seconds and $\mathrm{V}_{\text {ref }}=0.6 \mathrm{~V}$.

## 10. $\mathrm{C}_{\mathrm{VCC}}, \mathrm{C}_{\mathrm{BST}}$ and $\mathrm{C}_{\mathrm{EN}}$

$\mathrm{C}_{\mathrm{VCC}}$ should be placed directly at the VCC pin with a recommended value of $1 \mu \mathrm{~F}$ to $4.7 \mu \mathrm{~F}$. $\mathrm{C}_{\mathrm{BST}}$ creates a voltage used to drive the gate of the high-side FET. It is charged during the $S W$ off-time. The recommended value for $\mathrm{C}_{\mathrm{BST}}$ is $0.47 \mu \mathrm{~F}$. The

EN bypass capacitor, $\mathrm{C}_{\mathrm{EN}}$, recommended value is 1000 pF when driving the EN pin from open drain type of signal.

## Design Example



FIGURE 5. Design Example Schematic

## 1. Define Power Supply Operating Conditions

a. $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$
b. $\mathrm{V}_{\text {IN-MIN }}=6 \mathrm{~V}, \mathrm{~V}_{\text {IN-TYP }}=12 \mathrm{~V}, \mathrm{~V}_{\text {IN-MAX }}=24 \mathrm{~V}$
c. Typical Load Current $=12 \mathrm{~A}$, Max Load Current $=15 \mathrm{~A}$
d. Soft-Start time $\mathrm{t}_{\mathrm{SS}}=5 \mathrm{~ms}$

## 2. Set Output Voltage with Feedback Resistors

$$
\begin{gathered}
R_{\mathrm{FB} 2}=\mathrm{R}_{\mathrm{FB} 1}\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}-1\right) \\
\mathrm{R}_{\mathrm{FB} 2}=4.99 \mathrm{k} \Omega\left(\frac{3.3 \mathrm{~V}}{0.6 \mathrm{~V}}-1\right)
\end{gathered}
$$

$$
\mathrm{R}_{\mathrm{FB} 2}=22.455 \mathrm{k} \Omega
$$

$R_{\text {FB2 }}=22.6 \mathrm{k} \Omega$, nearest $1 \%$ standard value.

## 3. Determine $R_{O N}$ and $f_{s}$

$$
\begin{gathered}
\mathrm{D}_{\text {min }}=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN-MAX }} \\
\mathrm{D}_{\min }=3.3 \mathrm{~V} / 24 \mathrm{~V}=0.137 \\
\mathrm{D}_{\max }=3.3 \mathrm{~V} / 6 \mathrm{~V}=0.55 \\
\mathrm{f}_{\text {smax }}=0.137 / 200 \mathrm{~ns}=687 \mathrm{kHz} \\
\mathrm{D}_{\text {max }}=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN-MIN }} \\
\mathrm{t}_{\text {OFF }}=(1-0.55) / 687 \mathrm{kHz}=654 \mathrm{~ns}
\end{gathered}
$$

$t_{\text {OFF }}$ should meet the following criteria:

$$
\begin{gathered}
\mathrm{t}_{\text {OFF }}>\mathrm{t}_{\text {OFF-MIN }}+200 \mathrm{~ns} \\
\mathrm{t}_{\mathrm{OFF}}>725 \mathrm{~ns}
\end{gathered}
$$

At the maximum switching frequency of 687 kHz , which is limited by the minimum on-time, the off-time of 654 ns is less than 725 ns . Therefore the switching frequency should be reduced and meet the following criteria:

$$
\begin{gathered}
\mathrm{f}_{\mathrm{s}}<(1-\mathrm{D}) / 725 \mathrm{~ns} \\
\mathrm{f}_{\mathrm{s}}<(1-0.55) / 725 \mathrm{~ns}=620 \mathrm{kHz}
\end{gathered}
$$

A switching frequency is arbitrarily chosen at 500 kHz which should allow for reasonable size components and satisfies the requirements above.
$f_{S}=500 \mathrm{kHz}$
Using $f_{S}=500 \mathrm{kHz} \mathrm{R}_{\mathrm{ON}}$ can be calculated as follows:

$$
\begin{gathered}
\mathrm{R}_{\mathrm{ON}}=\left[\left(\mathrm{V}_{\mathrm{OUT}} \times \mathrm{V}_{\text {IN }}\right)-\mathrm{V}_{\mathrm{OUT}}\right] /\left(\mathrm{V}_{\text {IN }} \times \mathrm{K} \times \mathrm{f}_{\mathrm{S}}\right)+\mathrm{R}_{\mathrm{OND}} \\
\mathrm{R}_{\mathrm{OND}}=-\left[\left(\mathrm{V}_{\mathrm{IN}}-1\right) \times\left(\mathrm{V}_{\text {IN }} \times 16.5+100\right)\right]-1000 \\
\mathrm{R}_{\mathrm{OND}}=-[(12-1) \times(12 \times 16.5+100)]-1000 \\
\mathrm{R}_{\mathrm{OND}}=-4.3 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{ON}}=[(3.3 \times 12)-3.3] /(12 \times 100 \mathrm{pC} \times 500 \mathrm{kHz})-4.3 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{ON}}=56.2 \mathrm{k} \Omega
\end{gathered}
$$

Next, check the desired minimum input voltage for $\mathrm{R}_{\mathrm{ON}}$ using Figure 2. This design will meet the desired minimum input voltage of 6 V .

## 4. Determine Inductor Required

a. $E T=(24-3.3) \times(3.3 / 24) \times(1000 / 500)=5.7 \mathrm{~V} \mu \mathrm{~s}$
b. From the inductor nomograph a 12 A load and $5.7 \mathrm{~V} \mu \mathrm{~s}$ calculation corresponds to a L44 type of inductor.
c. Using the inductor designator L44 in Table 1 the Coilcraft HA3778-AL $1.65 \mu \mathrm{H}$ inductor is chosen.

## 5. Determine Output Capacitance

The voltage rating on the output capacitor should be greater than or equal to the output voltage. As a rule of thumb most capacitor manufacturers suggests not to exceed $90 \%$ of the capacitor rated voltage. In the case of multilayer ceramics the capacitance will tend to decrease dramatically as the applied voltage is increased towards the capacitor rated voltage. The
capacitance can decrease by as much as $50 \%$ when the applied voltage is only $30 \%$ of the rated voltage. The chosen capacitor should also be able to handle the rms current which is equal to:

$$
\text { Irmsco }=I_{\text {OUT }} \times \frac{r}{\sqrt{12}}
$$

For this design the chosen ripple current ratio, $r=0.3$, represents the ratio of inductor peak-to-peak current to load current $\mathrm{l}_{\text {OUT. }}$ A good starting point for ripple ratio is 0.3 but it is acceptable to choose $r$ between 0.25 to 0.5 . The nomographs in this datasheet all use 0.3 as the ripple current ratio.

$$
\begin{gathered}
\text { Irmsco }=12 \times \frac{0.3}{\sqrt{12}} \\
\mathrm{I}_{\mathrm{rmsco}}=1 \mathrm{~A}
\end{gathered}
$$

$$
\mathrm{t}_{\mathrm{ON}}=(3.3 \mathrm{~V} / 12 \mathrm{~V}) / 500 \mathrm{kHz}=550 \mathrm{~ns}
$$

Minimum output capacitance is:

$$
\begin{gathered}
\mathrm{C}_{\mathrm{Omin}}=70 /\left(\mathrm{f}_{\mathrm{s}}^{2} \times \mathrm{L}\right) \\
\mathrm{C}_{\text {Omin }}=70 /\left(500 \mathrm{kHz}^{2} \times 1.65 \mu \mathrm{H}\right)=169 \mu \mathrm{~F}
\end{gathered}
$$

The maximum ESR allowed to prevent over-voltage protection during normal operation is:

$$
\begin{gathered}
\mathrm{ESR}_{\max }=\left(80 \mathrm{mV} \times L \times A_{f}\right) / \mathrm{ET} \\
\mathrm{~A}_{\mathrm{f}}=\mathrm{V}_{\mathrm{OUT}} / 0.6 \text { without a feed-forward capacitor } \\
\mathrm{A}_{\mathrm{f}}=1 \text { with a feed-forward capacitor }
\end{gathered}
$$

For this design a feed-forward capacitor will be used to help minimize output ripple.

$$
\begin{gathered}
\mathrm{ESR}_{\max }=(80 \mathrm{mV} \times 1.65 \mu \mathrm{H} \times 1) / 5.7 \mathrm{~V} \mu \mathrm{~s} \\
\mathrm{ESR}_{\max }=23 \mathrm{~m} \Omega
\end{gathered}
$$

The minimum ESR must meet both of the following criteria:

$$
\begin{gathered}
\mathrm{ESR}_{\min } \geq\left(15 \mathrm{mV} \times L \times \mathrm{A}_{\mathrm{f}}\right) / \mathrm{ET} \\
\mathrm{ESR}_{\min } \geq\left[\mathrm{ET} /\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right)\right] \times\left(\mathrm{A}_{\mathrm{f}} / \mathrm{C}_{\mathrm{O}}\right) \\
\mathrm{ESR}_{\min } \geq(15 \mathrm{mV} \times 1.65 \mu \mathrm{H} \times 1) / 5.7 \mathrm{~V} \mu \mathrm{~s}=4.3 \mathrm{~m} \Omega \\
\mathrm{ESR}_{\min } \geq[5.7 \mathrm{~V} \mu \mathrm{~s} /(12-3.3)] \times(1 / 169 \mu \mathrm{~F})=3.9 \mathrm{~m} \Omega
\end{gathered}
$$

Based on the above criteria two $150 \mu \mathrm{~F}$ polymer aluminum capacitors with a ESR $=12 \mathrm{~m} \Omega$ each for a effective $E S R$ in parallel of $6 \mathrm{~m} \Omega$ was chosen from Panasonic. The part number is EEF-UE0J101P.

## 6. Determine Use of Feed-Forward Capacitor

From step 5 the capacitor chosen in ESR is small enough that we should use a feed-forward capacitor. This is calculated from:

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{ff}}=\frac{V_{\mathrm{OUT}}}{V_{\mathrm{IN}-\mathrm{MIN}} \times \mathrm{f}_{\mathrm{s}}} \times \frac{R_{\mathrm{FB} 1}+R_{\mathrm{FB} 2}}{R_{\mathrm{FB} 1} \times R_{\mathrm{FB} 2}} \\
& \mathrm{C}_{\mathrm{ff}}=\frac{3.3 \mathrm{~V}}{6 \mathrm{~V} \times 500 \mathrm{kHz}} \times \frac{4.99 \mathrm{k} \Omega+22.6 \mathrm{k} \Omega}{4.99 \mathrm{k} \Omega \times 22.6 \mathrm{k} \Omega}=269 \mathrm{pF}
\end{aligned}
$$

## Let $\mathrm{C}_{\mathrm{ff}}=270 \mathrm{pF}$, which is the closest next standard value.

## 7. MOSFET and R $_{\text {LIM }}$ Selection

The LM3150 is designed to drive N-channel MOSFETs. For a maximum input voltage of 24 V we should choose N -channel MOSFETs with a maximum drain-source voltage, $\mathrm{V}_{\mathrm{DS}}$, greater than $1.2 \times 24 \mathrm{~V}=28.8 \mathrm{~V}$. FETs with maximum $\mathrm{V}_{\mathrm{DS}}$ of 30 V will be the first option. The combined total gate charge $\mathrm{Q}_{\text {gtotal }}$ of the high-side and low-side FET should satisfy the following:

$$
\begin{gathered}
\mathrm{Q}_{\text {gtotal }} \leq \mathrm{I}_{\mathrm{VCCL}} / \mathrm{f}_{\mathrm{s}} \\
\mathrm{Q}_{\text {gtotal }} \leq 65 \mathrm{~mA} / 500 \mathrm{kHz} \\
\mathrm{Q}_{\text {gtotal }} \leq 130 \mathrm{nC}
\end{gathered}
$$

Where $I_{\text {VCCL }}$ is the minimum current limit of VCC, over the temperature range, specified in the electrical characteristics table. The MOSFET gate charge $Q_{g}$ is gathered from reading the $\mathrm{V}_{\mathrm{GS}}$ vs $\mathrm{Q}_{\mathrm{g}}$ curve of the MOSFET datasheet at the $\mathrm{V}_{\mathrm{GS}}=$ 5 V for the high-side, M1, MOSFET and $\mathrm{V}_{\mathrm{GS}}=6 \mathrm{~V}$ for the lowside, M2, MOSFET.
The Renesas MOSFET RJK0305DPB has a gate charge of 10 nC at $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$, and 12 nC at $\mathrm{V}_{\mathrm{GS}}=6 \mathrm{~V}$. This combined gate charge for a high-side, M1, and low-side, M2, MOSFET $12 \mathrm{nC}+10 \mathrm{nC}=22 \mathrm{nC}$ is less than 130 nC calculated $Q_{\text {gtotal }}$.
The calculated MOSFET power dissipation must be less than the max allowed power dissipation, Pdmax, as specified in the MOSFET datasheet. An approximate calculation of the FET power dissipated Pd, of the high-side and low-side FET is given by:
High-Side MOSFET
Pcond $=I_{\text {out }}{ }^{2} \times R_{\text {DS(ON) }} \times D$
Psw $=\frac{1}{2} \times V_{\text {in }} \times I_{\text {out }} \times Q_{g d} \times f_{s} \times\left(\frac{8.5}{V c c-V \text { th }}+\frac{6.8}{V t h}\right)$
Pdh $=$ Pcond + Psw
Pcond $=12^{2} \times 0.01 \times 0.275=0.396 \mathrm{~W}$
Psw $=\frac{1}{2} \times 12 \times 12 \times 1.5 \mathrm{nC} \times 500 \mathrm{kHz} \times\left(\frac{8.5}{6-2.5}+\frac{6.8}{2.5}\right)=0.278 \mathrm{~W}$
$P d h=0.396+0.278=0.674 W$
The max power dissipation of the RJK0305DPB is rated as 45 W for a junction temperature that is $125^{\circ} \mathrm{C}$ higher than the case temperature and a thermal resistance from the FET junction to case, $\theta_{\mathrm{JC}}$, of $2.78^{\circ} \mathrm{C} / \mathrm{W}$. When the FET is mounted onto the PCB, the PCB will have some additional thermal resistance such that the total system thermal resistance of the FET package and the PCB, $\theta_{\mathrm{JA}}$, is typically in the range of $30^{\circ}$ C/W for this type of FET package. The max power dissipation, Pdmax, with the FET mounted onto a PCB with a $125^{\circ} \mathrm{C}$ junc-
tion temperature rise above ambient temperature and $\theta_{\mathrm{JA}}=$ $30^{\circ} \mathrm{C} / \mathrm{W}$, can be estimated by:

$$
\operatorname{Pdmax}=125^{\circ} \mathrm{C} / 30^{\circ} \mathrm{C} / \mathrm{W}=4.1 \mathrm{~W}
$$

The system calculated Pdh of 0.674 W is much less than the FET Pdmax of 4.1W and therefore the RJK0305DPB max allowable power dissipation criteria is met.

## Low-Side MOSFET

Primary loss is conduction loss given by:

$$
\mathrm{Pdl}=\text { lout }^{2} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times(1-\mathrm{D})=12^{2} \times 0.01 \times(1-0.275)=1 \mathrm{~W}
$$

Pdl is also less than the Pdmax specified on the RJK0305DPB MOSFET datasheet.
However, it is not always necessary to use the same MOSFET for both the high-side and low-side. For most applications it is necessary to choose the high-side MOSFET with the lowest gate charge and the low-side MOSFET is chosen for the lowest allowed $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text {. }}$. The plateau voltage of the FET $\mathrm{V}_{\mathrm{GS}}$ vs $Q_{g}$ curve must be less than VCC - 750 mV .
The current limit resistor, $\mathrm{R}_{\text {LIM }}$, is calculated by estimating the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the low-side FET at the maximum junction temperature of $100^{\circ} \mathrm{C}$. By choosing to go into current limit when the average output load current is $20 \%$ higher than the output load current of 12A while the inductor ripple current ratio is $1 / 3$ of the load current will make $I_{C L}=10.4 \mathrm{~A}$. Then the following calculation of $R_{\text {LIM }}$ is:

$$
\mathrm{R}_{\mathrm{LIM}}=(10.4 \times 0.014) /\left(75 \times 10^{-6}\right)=1.9 \mathrm{k} \Omega
$$

Let $R_{\text {LIM }}=1.91 \mathrm{k} \Omega$ which is the next standard value.

## 8. Calculate Input Capacitance

The input capacitor should be chosen so that the voltage rating is greater than the maximum input voltage which for this example is 24 V . Similar to the output capacitor, the voltage rating needed will depend on the type of capacitor chosen. The input capacitor should also be able to handle the input rms current, which is a maximum of approximately 0.5 x $\mathrm{I}_{\mathrm{OUT}}$. For this example the rms input current is approximately $0.5 \times 12 \mathrm{~A}=6 \mathrm{~A}$.
The minimum capacitance with a maximum $5 \%$ input ripple $\Delta \mathrm{V}_{\text {IN-MAX }}=(0.05 \times 12)=0.6 \mathrm{~V}$ :

$$
\mathrm{C}_{\mathrm{IN}}=[12 \times 0.275 \times(1-0.275)] /[500 \mathrm{kHz} \times 0.6]=8 \mu \mathrm{~F}
$$

To handle the large input rms current 2 ceramic capacitors are chosen at $10 \mu \mathrm{~F}$ each with a voltage rating of 50 V and case size of 1210. Each ceramic capacitor is capable of handling 3 A of rms current. A aluminum electrolytic of 5 times the combined input capacitance, $5 \times 20 \mu \mathrm{~F}=100 \mu \mathrm{~F}$, is chosen to provide input voltage filter damping because of the low ESR ceramic input capacitors.
$\mathrm{C}_{\mathrm{BYP}}=0.1 \mu \mathrm{~F}$ ceramic with a voltage rating greater than maximum $\mathrm{V}_{\mathrm{IN}}$

## 9. Calculate Soft-Start Capacitor

The soft start-time should be greater than the input voltage rise time and also satisfy the following equality to maintain a smooth transition of the output voltage to the programmed regulation voltage during startup. The desired soft-start time, tss, of 5 ms also needs to satisfy the equality in equation 12 , by using the chosen component values through the previous steps as shown below:

$$
\begin{gathered}
5 \mathrm{~ms}>(3.3 \mathrm{~V} \times 300 \mu \mathrm{~F}) /(1.2 \times 12 \mathrm{~A}-12 \mathrm{~A}) \\
5 \mathrm{~ms}>0.412 \mathrm{~ms}
\end{gathered}
$$

Since the desired soft-start time satisfies the equality in equation 12, the soft start capacitor is calculated as:

$$
\mathrm{C}_{\mathrm{SS}}=(7.7 \mu \mathrm{~A} \times 5 \mathrm{~ms}) / 0.6 \mathrm{~V}=0.064 \mu \mathrm{~F}
$$

Let $\mathrm{C}_{\mathrm{SS}}=0.068 \mu \mathrm{~F}$, which is the next closest standard value. This should be a ceramic cap with a voltage rating greater than 10 V .
10. $\mathrm{C}_{\mathrm{vCC}}, \mathrm{C}_{\mathrm{EN}}$, and $\mathrm{C}_{\mathrm{BST}}$
$\mathrm{C}_{\mathrm{VCC}}=4.7 \mu \mathrm{~F}$ ceramic with a voltage rating greater than 10 V
$C_{E N}=1000 \mathrm{pF}$ ceramic with a voltage rating greater than 10 V $\mathrm{C}_{\mathrm{BST}}=0.47 \mu \mathrm{~F}$ ceramic with a voltage rating greater than 10 V

| Designator | Value | Parameters | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {BST }}$ | $0.47 \mu \mathrm{~F}$ | Ceramic, X7R, 16V, 10\% | TDK | C2012X7R1C474K |
| $\mathrm{C}_{\text {BYP }}$ | $0.1 \mu \mathrm{~F}$ | Ceramic, X7R, 50V, 10\% | TDK | C2012X7R1H104K |
| $\mathrm{C}_{\text {EN }}$ | 1000 pF | Ceramic, X7R, 50V, 10\% | TDK | C1608X7R1H102K |
| $\mathrm{C}_{\text {FF }}$ | 270 pF | Ceramic, C0G, 50V, 5\% | Vishay-Bccomponents | VJ0805A271JXACW1BC |
| $\mathrm{C}_{\text {IN1 } 1}, \mathrm{C}_{\text {IN } 2}$ | $10 \mu \mathrm{~F}$ | Ceramic, X5R, 35V, 20\% | Taiyo Yuden | GMK325BJ106KN-T |
| $\mathrm{C}_{\text {OUT1 } 1}, \mathrm{C}_{\text {OUT2 }}$ | $150 \mu \mathrm{~F}$ | Polymer Aluminum, , 6.3V, 20\% | Panasonic | EEF-UE0J151R |
| $\mathrm{C}_{\text {SS }}$ | $0.068 \mu \mathrm{~F}$ | Ceramic, 0805, 25V, 10\% | Vishay | VJ0805Y683KXXA |
| $\mathrm{C}_{\mathrm{Vcc}}$ | $4.7 \mu \mathrm{~F}$ | Ceramic, X7R, 16V, 10\% | Murata | GRM21BR71C475KA73L |
| L1 | $1.65 \mu \mathrm{H}$ | Shielded Drum Core, $2.53 \mathrm{~m} \Omega$ | Coilcraft | HA3778-AL |
| M1, M2 | 30 V | $8 \mathrm{nC}, \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} @ 4.5 \mathrm{~V}=10 \mathrm{~m} \Omega$ | Renesas | RJK0305DPB |
| $\mathrm{R}_{\text {FB1 }}$ | $4.99 \mathrm{k} \Omega$ | 1\%, 0.125W | Vishay-Dale | CRCW08054k99FKEA |
| $\mathrm{R}_{\text {FB2 }}$ | $22.6 \mathrm{k} \Omega$ | 1\%, 0.125W | Vishay-Dale | CRCW080522k6FKEA |
| $\mathrm{R}_{\text {LIM }}$ | $1.91 \mathrm{k} \Omega$ | 1\%, 0.125W | Vishay-Dale | CRCW08051K91FKEA |
| $\mathrm{R}_{\mathrm{ON}}$ | $56.2 \mathrm{k} \Omega$ | 1\%, 0.125W | Vishay-Dale | CRCW080556K2FKEA |
| U1 | LM3150 |  | National Semiconductor | LM3150MH |

## PCB Layout Considerations

It is good practice to layout the power components first, such as the input and output capacitors, FETs, and inductor. The first priority is to make the loop between the input capacitors and the source of the low-side FET to be very small and tie the grounds of the low-side FET and input capacitor directly to each other and then to the ground plane through vias. As shown in Figure 6 when the input capacitor ground is tied directly to the source of the low-side FET, parasitic inductance in the power path, along with noise coupled into the ground plane, are reduced.
The switch node is the next item of importance. The switch node should be made only as large as required to handle the load current. There are fast voltage transitions occurring in the switch node at a high frequency, and if the switch node is made too large it may act as an antennae and couple switching noise into other parts of the circuit. For high power designs, it is recommended to use a multi-layer board. The FETs are going to be the largest heat generating devices in the design, and as such, care should be taken to remove the heat. On multi-layer boards using exposed-pad packages for the FETs such as the power-pak SO-8, vias should be used under the FETs to the same plane on the interior layers to help dissipate the heat and cool the FETs. For the typical single FET Power-Pak type FETs, the high-side FET DAP is $\mathrm{V}_{\text {IN }}$. The $\mathrm{V}_{\text {IN }}$ plane should be copied to the other interior layers to the bottom layer for maximum heat dissipation. Likewise, the DAP of the low-side FET is connected to the SW node and the SW node shape should be duplicated to the other PCB layers for maximum heat dissipation.
See the Evaluation Board application note AN-1900 for an example of a typical multi-layer board layout, and the Demonstration Board Reference Design Application Note for a typical 2 layer board layout. Each design allows for single sided component mounting.


FIGURE 6. Schematic of Parasitics


FIGURE 7. PCB Placement of Power Stage

Physical Dimensions inches (millimeters) unless otherwise noted


RECOMMENDED LAND PATTERN


DIMENSIONS ARE IN MILLIMETERS
MXA14A (Rev A)
14-Lead eTSSOP Package
NS Package Number MXA14A

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

| Products |  | Design Support |  |
| :--- | :--- | :--- | :--- |
| Amplifiers | www.national.com/amplifiers | WEBENCH® Tools | www.national.com/webench |
| Audio | www.national.com/audio | App Notes | www.national.com/appnotes |
| Clock and Timing | www.national.com/timing | Reference Designs | www.national.com/refdesigns |
| Data Converters | www.national.com/adc | Samples | www.national.com/samples |
| Interface | www.national.com/interface | Eval Boards | www.national.com/evalboards |
| LVDS | www.national.com/lvds | Packaging | www.national.com/packaging |
| Power Management | www.national.com/power | Green Compliance | www.national.com/quality/green |
| Switching Regulators | www.national.com/switchers | Distributors | www.national.com/contacts |
| LDOs | www.national.com/ldo | Quality and Reliability | www.national.com/quality |
| LED Lighting | www.national.com/led | Feedback/Support | www.national.com/feedback |
| Voltage References | www.national.com/vref | Design Made Easy | www.national.com/easy |
| PowerWise® Solutions | www.national.com/powerwise | Applications \& Markets | www.national.com/solutions |
| Serial Digital Interface (SDI) | www.national.com/sdi | Mil/Aero | www.national.com/milaero |
| Temperature Sensors | www.national.com/tempsensors | SolarMagicTM | www.national.com/solarmagic |
| PLL/VCO | www.national.com/wireless | PowerWise® Design <br> University | www.national.com/training |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

## NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright® 2010 National Semiconductor Corporation
For the most current product information visit us at www.national.com

| National Semiconductor | National Semiconductor Europe | National Semiconductor Asia | National Semiconductor Japan |
| :--- | :--- | :--- | :--- |
| Americas Technical | Technical Support Center | Pacific Technical Support Center | Technical Support Center |
| Support Center | Email: europe.support@nsc.com | Email: ap.support@nsc.com |  |
| Email: support@nsc.com |  |  |  |
|  |  |  |  |

[^1]
## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI . Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Communications and Telecom | www.ti.com/communications |
| Amplifiers | amplifier.ti.com | Computers and Peripherals | www.ti.com/computers |
| Data Converters | dataconverter.ti.com | Consumer Electronics | www.ti.com/consumer-apps |
| DLP® Products | www.dlp.com | Energy and Lighting | www.ti.com/energy |
| DSP | dsp.ti.com | Industrial | www.ti.com/industrial |
| Clocks and Timers | www.ti.com/clocks | Medical | www.ti.com/medical |
| Interface | interface.ti.com | Security | www.ti.com/security |
| Logic | logic.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Power Mgmt | power.ti.com | Transportation and Automotive | www.ti.com/automotive |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Mobile Processors | www.ti.com/omap |  |  |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |  |  |
|  | TI E2E Commu | y Home Page | e2e.ti.com |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated


[^0]:    SIMPLE SWITCHER® is a registered trademark of National Semiconductor Corporation

[^1]:    www.national.com

