TPS54427, 4-A, SWIFT™ Regulator Evaluation Module

This user's guide contains information about the TPS54427 as well as support documentation for the TPS54427 evaluation module. Included are the performance specifications, schematic, and the bill of materials of the TPS54427 evaluation module.

Contents

List of Figures

SWIFT, D-CAP2 are trademarks of Texas Instruments.

List of Tables

1   Introduction

The TPS54427 is a single, adaptive on-time, D-CAP2™-mode, synchronous buck converter requiring a low external component count. The D-CAP2™ control circuit is optimized for low-ESR output capacitors such as POSCAP, SP-CAP, or ceramic types and features fast transient response with no external compensation. The switching frequency is internally set at a nominal 650 kHz. The high-side and low-side switching MOSFETs are incorporated inside the TPS54427 package along with the gate drive circuitry. The low drain-to-source on resistance of the MOSFETs allows the TPS54427 to achieve high efficiencies and helps keep the junction temperature low at high-output currents. The TPS54427 dc/dc synchronous converter is designed to provide up to a 4 A output from an input voltage source of 4.5 V to 18 V. The output voltage range is from 0.76 V to 7 V. Rated input voltage and output current range for the evaluation module are given in Table 1.

The TPS54427 is a single, synchronous buck converter providing 1.05 V at 4 A from 4.5 V to 18 V input. This user's guide describes the TPS54427 performance on the EVM.

Table 1. Input Voltage and Output Current Summary

EVM	Input Voltage Range	Output Current Range
TPS54427	V_{IN} = 4.5 V to 18 V	0 A to 4 A

2   Performance Specification Summary

A summary of the TPS54427 performance specifications is provided in Table 2. Specifications are given for an input voltage of V_{IN} = 12 V and an output voltage of 1.05 V, unless otherwise noted. The ambient temperature is 25°C for all measurements, unless otherwise noted.

Table 2. TPS54427 Performance Specifications Summary

Specifications	Test Conditions	Min	Typ	Max	Unit
Input voltage range, V_{IN}		4.5	12	18	V
Output voltage, V_{OUT}			1.05		V
Operating frequency	V_{IN} = 12 V, I_O = 4 A		650		kHz
Output current range		0		4	A
Line regulation	I_O = 2.5 A		+/- 0.33		%
Load regulation	V_{IN} = 12 V		+/- 0.15		%
Overcurrent limit	V_{IN} = 12 V, L_O = 1.5 µH	4.6	5.3	6.8	A
Output ripple voltage	V_{IN} = 12 V, I_O = 4 A		15		mV_{PP}
Maximum efficiency	V_{IN} = 5 V, I_O= 0.7 A		88		%

3   Modifications

This evaluation module is designed to provide access to the features of the TPS54427. Some modifications can be made to this module.

3.1   Output Voltage Setpoint

To change the output voltage of the evaluation module, it is necessary to change the value of resistor R1. Changing the value of R1 can change the output voltage above 0.765 V. The value of R1 for a specific output voltage can be calculated using Equation 1.

For output voltage from 0.76 V to 7 V:

$$V_{OUT} = 0.765V \cdot \left(1 + \frac{R1}{R2}\right)$$

(1)

Table 3 lists the R1 values for some common output voltages. For output voltages of 1.8 V or above, a feedforward capacitor (C4) may be required to improve the phase margin. Pads for this component (C4) are provided on the printed-circuit board. Note that the resistor values given in Table 3 are standard values and not the exact value calculated using Equation 1.

Table 3. Output Voltages

Output Voltage (V)	R1 (kΩ)	R2 (kΩ)	C4 (pF)	L1 (µH)	C9, C10, C11Total Capacitance (µF)
1	6.81	22.1		1.5	22 - 68
1.05	8.25	22.1		1.5	22 - 68
1.2	12.7	22.1		1.5	22 - 68
1.5	21.5	22.1		1.5	22 - 68
1.8	30.1	22.1	5 - 22	2.2	22 - 68
2.5	49.9	22.1	5 - 22	2.2	22 - 68
3.3	73.2	22.1	5 - 22	2.2	22 - 68
5	124	22.1	5 - 22	3.3	22 - 68
6.5	165	22.1	5 - 22	3.3	22 - 68

3.2   Output Filter and Closed-Loop Response

The TPS54427 relies on the output filter characteristics to ensure stability of the control loop. The recommended output filter components for common output voltages are given in Table 3. It may be possible for other output filter component values to provide acceptable closed-loop characteristics. R3 and TP4 are provided for convenience in breaking the control loop and measuring the closed-loop response.

4 Test Setup and Results

This section describes how to properly connect, set up, and use the TPS54427 evaluation module. It also includes test results typical for the evaluation module for efficiency, output load regulation, output line regulation, load transient response, output voltage ripple, input voltage ripple, start-up, and switching frequency.

4.1 Input/Output Connections

Table 4 shows the input/output connectors and test points of the TPS54427 evaluation module. Connect a power supply capable of supplying 2 A to J1 through a pair of 20 AWG wires. Connect the load to J2 through a pair of 20 AWG wires. The maximum load current capability is 4 A. Minimize wire lengths to reduce losses in the wires. Test point TP1 provides a place to monitor the input voltage, V_{IN}, with TP2 providing a convenient ground reference. Use TP8 to monitor the output voltage, V_{OUT} with TP9 as the ground reference.

Table 4. Connection and Test Points

Reference Designator	Function
J1	V_{IN} (See Table 1 for V_{IN} range.)
J2	V_{OUT}, 1.05 V at 4 A maximum
JP1	EN control. Connect EN to OFF to disable, connect EN to ON to enable
TP1	V_{IN} test point at V_{IN} connector
TP2	GND test point at V_{IN}
TP3	EN test point.
TP4	Loop response measurement test point
TP5	VREG5 test point
TP6	Switch node test point
TP7	Analog ground test point
TP8	Output voltage test point
TP9	Ground test point at output connector

4.2 Start-Up Procedure

1. Ensure that the jumper at JP1 (Enable control) is set from EN to OFF.
2. Apply appropriate V_{IN} voltage to VIN and PGND terminals at J1.
3. Move the jumper at JP1 (Enable control) to cover EN and ON. The evaluation module enables the output voltage.

4.3 Efficiency

Figure 1 shows the efficiency for the TPS54427 at an ambient temperature of 25°C.

Figure 1. TPS54427 Efficiency

Figure 2 shows the efficiency at light loads for the TPS54427 at an ambient temperature of 25°C.

Figure 2. TPS54427 Light-Load Efficiency

4.4 Load Regulation

The load regulation for the TPS54427 is shown in Figure 3. The reference value used to calculate the load regulation is the output voltage value at 2A output current.


Figure 3. TPS54427 Load Regulation, V_{IN} = 5 V and V_{IN} = 12 V.

4.5 Line Regulation

The line regulation for the TPS54427 is shown in Figure 4. The reference value for all 4 output current cases is the output voltage at 12V input voltage.

Figure 4. TPS54427 Line Regulation

4.6 Load Transient Response

The TPS54427 response to load transient is shown in Figure 5. The current step is from 1 A to 3 A with an input voltage of 12 V. Total peak-to-peak voltage variation is as shown.

Figure 5. TPS54427 Load Transient Response

4.7 Output Voltage Ripple

The TPS54427 output voltage ripple is shown in Figure 6. The output current is the rated full load of 4 A and the input voltage is at 12 V.

Figure 6. TPS54427 Output Voltage Ripple

4.8   Input Voltage Ripple

The TPS54427 input voltage ripple is shown in Figure 7. The output current is the rated full load of 4 A.

Figure 7. TPS54427 Input Voltage Ripple

4.9   Start-Up and Shut-Down

The TPS54427 start-up and shut-down waveforms relative to V_{IN} are shown in Figure 8 and Figure 9.

Figure 8. TPS54427 Start-Up Relative to V_{IN}

Figure 9. TPS54427 Shut-down Relative to V_{IN}

The TPS54427 start-up and shut-down waveforms relative to enable (EN) are shown in Figure 10 and Figure 11.

Figure 10. TPS54427 Start-Up Relative to EN

Figure 11. TPS54427 Shut-down Relative to EN

5   Board Layout

This section provides description of the TPS54427, board layout, and layer illustrations.

5.1   Layout

The board layout for the TPS54427 is shown in Figure 12 through Figure 16. The top layer contains the main power traces for V_{IN}, V_{OUT}, and ground. Also on the top layer are connections for the pins of the TPS54427 and a large area filled with ground. Many of the signal traces also are located on the top side. The input decoupling capacitors are located as close to the IC as possible. The input and output connectors, test points, and all of the components are located on the top side. An analog ground (GND) area is provided on the top side. Analog ground (GND) and power ground (PGND) are connected at a single point on the top layer near C6. The bottom layer is primarily power ground but also has a trace to connect V_{IN} to the enable jumper, a trace to connect VREG5 to TP5, and the feedback trace from V_{OUT} to the voltage setpoint divider network.

Figure 12. Top Assembly

**Figure 13. Top Layer**

Figure 14. Internal Layer 1

Figure 15. Internal Layer 2

Figure 16. Bottom Layer

6   Schematic, Bill of Materials, and Reference

6.1   Schematic

Figure 17 is the schematic for the TPS54427 evaluation module.

Figure 17. TPS54427 Schematic Diagram

IC Usage	Input Voltage Range	Iout Max	Auto-ECO
TPS54527	4.5 V to 18 V	5 A	No
TPS54528	4.5 V to 18 V	5 A	Yes
TPS54427	4.5 V to 18 V	4 A	No
TPS54428	4.5 V to 18 V	4 A	Yes

6.2   Bill of Materials

Table 5. Bill of Materials

RefDes	QTY	Value	Description	Size	Part Number	MFR
C1, C2	2	10uF	Capacitor, Ceramic, 25V, X5R, 20%	1210	Std	Std
C11	0	Open	Capacitor, Ceramic	1206	Std	Std
C3, C7	2	0.1uF	Capacitor, Ceramic, 50V, X7R, 10%	0603	Std	Std
C4, C8	1	Open	Capacitor, Ceramic	0603	Std	Std
C5	1	1.0uF	Capacitor, Ceramic, 16V, X7R, 10%	0603	Std	Std
C6	1	8200pF	Capacitor, Ceramic, 25V, X7R , 10%	0603	Std	Std
C9, C10	2	22uF	Capacitor, Ceramic, 6.3V, X5R, 20%	1206	C3216X5R0J226M	TDK
L1	1	1.5uH	Inductor, SMT, 11 A, 9.7 mΩ	0.256 x 0.280 inch	SPM6530T-1R5M100	TDK
R1	1	8.25k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R2	1	22.1k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R3	1	0	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R4	1	10.0k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R5	0	Open	Resistor, Chip, 1/16W, 1%	0603	Std	Std
U1	1	TPS54427DDA	IC, 4-A Output Single Sync. Step-Down	SO8[DDA]	TPS54427DDA	TI

6.3   Reference

1. *TPS54427, Single Synchronous Converter With Integrated High Side and Low Side MOS FET* data sheet (SLVSB43)

Evaluation Board/Kit Important Notice

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive.**

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.**

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM Warnings and Restrictions

It is important to operate this EVM within the input voltage range of 4.5 V to 18 V and the output voltage range of 0.76 V to 6 V .

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 85°C. The EVM is designed to operate properly with certain components above 85°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

IMPORTANT NOTICE