## SupIRBuck ${ }^{\text {m }}$

## USER GUIDE FOR IR3821A EVALUATION BOARD

## DESCRIPTION

The IR3821A is a synchronous buck converter, providing a compact, high performance and flexible solution in a small $5 m m x 6 m m$ Power QFN package.

Key features offered by the IR3821A include programmable soft-start ramp, precision 0.6V reference voltage, programmable Power Good, thermal protection, fixed 300 kHz switching frequency requiring no external component, input under-voltage lockout for proper start-up, and pre-bias start-up.

An output over-current protection function is implemented by sensing the voltage developed across the on-resistance of the synchronous rectifier MOSFET for optimum cost and performance.

This user guide contains the schematic and bill of materials for the IR3821A evaluation board. The guide describes operation and use of the evaluation board itself. Detailed application information for the IR3821A is available in the IR3821A data sheet.

## BOARD FEATURES

- $\mathrm{V}_{\text {in }}=+12 \mathrm{~V}$ (13.2V Max)
- $\mathrm{V}_{\text {out }}=+1.8 \mathrm{~V} @ 0-9 \mathrm{~A}$
- L= 1.5 uH
- $\mathrm{C}_{\text {in }}=3 \times 10 \mathrm{uF}$ (ceramic 1206) $+1 \times 330 \mathrm{uF}$ (Electrolytic)
- $\mathrm{C}_{\text {out }}=6 x 22 \mathrm{uF}$ (ceramic 0805)


## CONNECTIONS and OPERATING INSTRUCTIONS

A well regulated +12 V input supply should be connected to $\mathrm{VIN}+$ and VIN -. A maximum 9A load should be connected to VOUT+ and VOUT-. The connection diagram is shown in Fig. 1 and inputs and outputs of the board are listed in Table I.

IR3821A has two input supplies, one for biasing (Vcc) and the other as input voltage (Vin). These inputs are connected on the board with a zero ohm resistor (R15). Separate supplies can be applied to these inputs. Vcc input cannot be connected unless R15 is removed. Vcc input should be a well regulated $5 \mathrm{~V}-12 \mathrm{~V}$ supply and it would be connected to Vcc+ and Vcc-.

Table I. Connections

| Connection |  |
| :--- | :--- |
| VIN+ | Signal Name |
| VIN- | Ground of $\mathrm{V}_{\text {in }}(+12 \mathrm{~V})$ |
| Vcc+ | Optional Vcc input |
| Vcc- | Ground for Optional Vcc input |
| VOUT- | Ground of $\mathrm{V}_{\text {out }}$ |
| VOUT+ | $\mathrm{V}_{\text {out }}(+1.8 \mathrm{~V})$ |
| P_Good | Power Good Signal |

## LAYOUT

The PCB is a 4-layer board. All of layers are 2 Oz. copper. The SupIRBuck and all of the passive components are mounted on the top side of the board.

Power supply decoupling capacitors, the charge-pump capacitor and feedback components are located close to the IR3821A. The feedback resistors are connected to the output voltage at the point of regulation and are located close to the SupIRBuck.

The input and output energy storage capacitors and the power inductor are located on top side of the board, these are connected to IR3821A through vias. To improve efficiency, the circuit board is designed to minimize the length of the on-board power ground current path.


Fig. 1: Connection diagram of the IR3821A evaluation board


Fig. 2: Board layout, top overlay


Fig. 3: Board layout, bottom overlay (rear view)


Fig. 4: Board layout, mid-layer I.

Single point connection between AGND and PGND.


Fig. 5: Board layout, mid-layer II.


[^0]Fig. 6: Schematic of the IR3821A evaluation board

## Bill of Materials

| Item | Quantity | Designator | Value | Description | Size | Manufacturer | Mfr. Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | C1 | 330uF | SMD Electrolytic, 25V, 20\% | SMD | Panasonic | EEV-FK1E331P |
| 2 | 3 | C2 C3 C4 | 10uF | Ceramic, 16V, X7R, 10\% | 1206 | Panasonic | ECJ-3YX1C106K |
| 3 | 4 | $\begin{aligned} & \text { C7 C12 C14 } \\ & \text { C25 } \end{aligned}$ | 0.1uF | Ceramic, 50V, X7R, 10\% | 0603 | Panasonic | ECJ-1VB1H104K |
| 4 | 1 | C10 | 0.22uF | Ceramic, 10V, X5R, 10\% | 0603 | Panasonic | ECJ-1VB1A224K |
| 5 | 1 | C8 | 180pF | Ceramic, 50V, NPO, 5\% | 0603 | Murata | GRM1885C1H181JA01 |
| 6 | 1 | C11 | 39pF | Ceramic, 50V, NPO, 5\% | 0603 | Murata | GRM1885C1H390JA01 |
| 7 | 1 | C13 | 1uF | Ceramic, 16V, X5R, 10\% | 0603 | Panasonic | ECJ-1VB1C105K |
| 8 | 6 | $\begin{aligned} & \hline \text { C15 C16 C17 } \\ & \text { C18 C19 C20 } \\ & \hline \end{aligned}$ | 22uF | Ceramic, 6.3V, X5R, 20\% | 805 | Panasonic | ECJ-2FB0J226M |
| 9 | 1 | C24 | 560pF | Ceramic, 50V, NPO, 5\% | 0603 | Murata | GRM1885C1H561JA01 |
| 10 | 1 | C26 | 1800pF | Ceramic, 50V, NPO, 5\% | 0603 | Murata | GRM1885C1H182JA01 |
| 11 | 1 | D1 | BAT54S | Diode Schottky ,40V, 200 mA | SOT-23 | Fairchild | BAT54S |
| 12 | 1 | L1 | 1.5uH | SMT Inductor, 3.0 mOhm, | $\begin{array}{\|l\|} \hline 11.5 \mathrm{x} \\ 10 \mathrm{~mm} \\ \hline \end{array}$ | Delta | MPL104-1R5 |
| 13 | 1 | R1 | 18.7K | Thick film, 1/10W, 1\% | 0603 | Vishey/Dale | CRCW060318K7FKEA |
| 14 | 1 | R3 | 40.2K | Thick film, 1/10W, 1\% | 0603 | Vishey/Dale | CRCW060340K2FKEA |
| 15 | 1 | R2 | 80.6K | Thick film, 1/10W, 1\% | 0603 | Vishey/Dale | CRCW060380K6FKEA |
| 16 | 1 | R4 | 2.61 K | Thick film, 1/10W, 1\% | 0603 | Vishey/Dale | CRCW06032K61FKEA |
| 17 | 1 | R6 | 20 | Thick film, 1/10W, 1\% | 0603 | Vishey/Dale | CRCW060320R0FKEA |
| 18 | 2 | R9 R15 | 0 | Thick film, 1/10W, 1\% | 0603 | Vishey/Dale | CRCW06030000ZOEA |
| 19 | 1 | R12 | 11.8K | Thick film, 1/10W, 1\% | 0603 | Vishey/Dale | CRCW060311K8FKEA |
| 20 | 2 | R14, R17 | 10K | Thick film, 1/10W, 1\% | 0603 | Vishey/Dale | CRCW060310K0FKEA |
| 21 | 1 | R16 | 3.09K | Thick film, 1/10W, 1\% | 0603 | Vishey/Dale | CRCW06033K09FKEA |
| 22 | 1 | U1 | IR3821A | $300 \mathrm{kHz}, 9 \mathrm{~A}$, SupIRBuck Module | $5 \times 6 \mathrm{~mm}$ | International Rectifier | IR3821A |
| 23 | 2 | - | - | Banana Jack, Insulated Solder Terminal, Black |  | Johnson Components | 105-0853-001 |
| 24 | 1 | - | - | Banana Jack- Insulated Solder Terminal, Red |  | Johnson Components | 105-0852-001 |
| 25 | 1 | - | - | Banana Jack- Insulated Solder Terminal, Green |  | Johnson Components | 105-0854-001 |

## International IORRectifier

## TYPICAL OPERATING WAVEFORMS

Vin=Vcc=12.0V, Vo=1.8V, lo=0-9A, Room Temperature, No Air Flow


Fig.7: Start up into 9A Load
$\mathrm{Ch}_{1}: \mathrm{V}_{\text {in }}, \mathrm{Ch}_{2}: \mathrm{V}_{\text {ss }}, \mathrm{Ch}_{3}: \mathrm{V}_{\text {out }}, \mathrm{Ch}_{4}: \mathrm{I}_{\text {out }}$


Fig. 9: Pre-Bias Start up, OA Load


Fig. 11: Inductor node voltage at 9A load $\mathrm{Ch}_{1}: \mathrm{LX}, \quad \mathrm{Ch}_{4}: \mathrm{I}_{\text {out }}$


Fig. 8: Start up into 9A Load,


Ch3 $10.0 \mathrm{mV}, \mathrm{E}_{\mathrm{W}} \mathrm{Ch} 4 \quad 2.00 \mathrm{~A} \Omega$ En $^{2}$
Fig. 10: Output Voltage Ripple, 9A load


Fig. 12: Shorted Hiccup Condition Recovery $\mathrm{Ch}_{2}: \mathrm{V}_{\mathrm{ss}}, \quad \mathrm{Ch}_{3}: \mathrm{V}_{\text {out }}$

## TYPICAL OPERATING WAVEFORMS

Vin=Vcc=12V, Vo=1.8V, lo=4.5A-9A, Room Temperature, No Air Flow




Fig. 13: Transient Response, 4.5A to 9A step

$$
\mathrm{Ch}_{1}: \mathrm{V}_{\text {out }}, \mathrm{Ch}_{4}: \mathrm{I}_{\text {out }}
$$

## International I®RRectifier

## TYPICAL OPERATING WAVEFORMS

Vin=Vcc=12V, Vo=1.8V, lo=9A, Room Temperature, No Air Flow


Fig. 14: Bode Plot at 9A load shows a bandwidth of 60 kHz and phase margin of 45 degrees

## International IORRectifier

TYPICAL OPERATING WAVEFORMS
Vin=Vcc=12V, Vo=1.8V, lo=0-9A, Room Temperature, No Air Flow


Fig. 15: Efficiency versus load current


Fig. 16: Power versus load current

## THERMAL IMAGES

Vin=Vcc=12V, Vo=1.8V, lo=9A, Room Temperature, No Air Flow


Fig. 17: Thermal Image at 12A load, Test point 1 is the IR3821A.

## International I®RRectifier

## PCB Metal and Components Placement

The lead lands (the 11 IC pins) width should be equal to the nominal part lead width. The minimum lead to lead spacing should be $\geq 0.2 \mathrm{~mm}$ to minimize shorting.

Lead land length should be equal to the maximum part lead length +0.3 mm outboard extension. The outboard extension ensures a large and inspectable toe fillet.

The pad lands (the 4 big pads other than the 11 IC pins) length and width should be equal to maximum part pad length and width. However, the minimum metal to metal spacing should be no less than 0.17 mm for 2 oz . Copper; no less than 0.1 mm for 1 oz . Copper and no less than 0.23 mm for 3 oz . Copper.


All Dimensions in mm
$\because \because \quad$ PCB Copper
DVA Component pad


Soldermask

## Solder Resist

It is recommended that the lead lands are Non Solder Mask Defined (NSMD). The solder resist should be pulled away from the metal lead lands by a minimum of 0.025 mm to ensure NSMD pads.

The land pad should be Solder Mask Defined (SMD), with a minimum overlap of the solder resist onto the copper of 0.05 mm to accommodate solder resist mis-alignment.

Ensure that the solder resist in between the lead lands and the pad land is $\geq 0.15 \mathrm{~mm}$ due to the high aspect ratio of the solder resist strip separating the lead lands from the pad land.


All Dimensions in mm
$\square$ PCB Copper
$8 \times 8$
PCB Solder Resist

## Stencil Design

The Stencil apertures for the lead lands should be approximately $80 \%$ of the area of the lead lads. Reducing the amount of solder deposited will minimize the occurrences of lead shorts. If too much solder is deposited on the center pad the part will float and the lead lands will be open.

- The maximum length and width of the land pad stencil aperture should be equal to the solder resist opening minus an annular 0.2 mm pull back to decrease the incidence of shorting the center land to the lead lands when the part is pushed into the solder paste.


Stencil Aperture
All Dimensions in mm


ERONT VEM

## International IORRectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903
This product has been designed and qualified for the Consumer market.
Visit us at www.irf.com for sales contact information
Data and specifications subject to change without notice. 11/07


[^0]:    Single point of connection between Power
    Ground and Signal ("analog") Ground

