

- Ultralow 3.4 mA Per Channel Quiescent Current
- High Speed
  - 175 MHz Bandwidth (-3 dB, G = 1)
  - 230 V/µs Slew Rate
  - 43 ns Settling Time (0.1%)
- High Output Drive, I<sub>O</sub> = 85 mA (typ)
- Excellent Video Performance
  - 35 MHz Bandwidth (0.1 dB, G = 1)
  - 0.01% Differential Gain
  - 0.05° Differential Phase
- Very Low Distortion
  - THD = -64 dBc (f = 1 MHz,  $R_L$  = 150  $\Omega$ )
  - THD = -79 dBc (f = 1 MHz,  $R_L$  = 1 k $\Omega$ )
- Wide Range of Power Supplies
  - V<sub>CC</sub> =  $\pm 5$  V to  $\pm 15$  V
- Available in Standard SOIC or MSOP PowerPAD™ Package
- Evaluation Module Available

#### description

The THS4081 and THS4082 are ultralow-power, high-speed voltage feedback amplifiers that are ideal for communication and video applications. These amplifiers operate off of a very low 3.4-mA quiescent current per channel and have a high output drive capability of 85 mA. The signal-amplifier THS4081 and the dual-amplifier THS4082 offer very good ac performance with 175-MHz bandwidth, 230-V/ $\mu$ s slew rate, and 43-ns settling time (0.1%). With total harmonic distortion (THD) of -64 dBc at f = 1 MHz, the THS4081 and THS4082 are ideally suited for applications requiring low distortion.

	RELATED DEVICES						
DEVICE DESCRIPTION							
	290-MHz Low Distortion High-Speed Amplifiers						
THS4031/2	100-MHz Low Noise High Speed-Amplifiers						
THS4051/2	70-MHz High-Speed Amplifiers						







CAUTION: The THS4081 and THS4082 provide ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



#### **AVAILABLE OPTIONS**

		PACKAGEI	DEVICES		
TA	TA NUMBER OF PLAS CHANNELS SMALL OF (D)		PLASTIC MSOP† (DGN)	MSOP SYMBOL	EVALUATION MODULE
000 to 7000	1	THS4081CD	THS4081CDGN	AEO	THS4081EVM
0°C to 70°C	2	THS4082CD	THS4082CDGN	AER	THS4082EVM
-40°C to 85°C	1	THS4081ID	THS4081IDGN	AEQ	_
-40°C 10 85°C	2	THS4082ID	THS4082IDGN	AEP	_

<sup>†</sup> The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS4081CDGN).

#### functional block diagram




Figure 1. THS4081 - Single Channel




Figure 2. THS4082 - Dual Channel

# THS4081, THS4082 175-MHz LOW-POWER HIGH-SPEED AMPLIFIERS

SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	±16.5 V
Input voltage, V <sub>I</sub>	±V <sub>CC</sub>
Output current, IO	
Differential input voltage, V <sub>IO</sub>	±4 V
Continuous total power dissipation	See Dissipation Rating Table
Maximum junction temperature, T <sub>J</sub>	150°C
Operating free-air temperature, T <sub>A</sub> : C-suffix	0°C to 70°C
I-suffix	–40°C to 85°C
Storage temperature, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	θJA (°C/W)	(∘C/M) ⊕1C	T <sub>A</sub> = 25°C POWER RATING
D	167‡	38.3	740 mW
DGN§	58.4	4.7	2.14 W

<sup>‡</sup> This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed High-K test PCB, the  $\theta$ JA is 95°C/W with a power rating at TA = 25°C of 1.32 W.

#### recommended operating conditions

		MIN	NOM MAX	UNIT
Complements on M. and M.	Dual supply	±5	±15	.,
Supply voltage, V <sub>CC+</sub> and V <sub>CC-</sub>	Single supply	10	30	V
On any firm from a lint and a section T	C-suffix	0	70	
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	85	°C

<sup>§</sup> This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in. × 3 in. PC. For further information, refer to *Application Information* section of this data sheet.

# THS4081, THS4082 175-MHz LOW-POWER HIGH-SPEED AMPLIFIERS

SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

# electrical characteristics at T<sub>A</sub> = 25°C, V<sub>CC</sub> = $\pm 15$ V, R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted)

## dynamic performance

	PARAMETER	Т	EST CONDITIONS		MIN TYP	MAX	UNIT
		$V_{CC} = \pm 15 \text{ V}$			175		
		V <sub>CC</sub> = ±5 V		Gain = 1	160		MHz
	Small-signal bandwidth (–3 dB)	$V_{CC} = \pm 15 \text{ V}$		0 : 4	70		
D14/		V <sub>CC</sub> = ±5 V		Gain = −1	65		MHz
BW	B 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$V_{CC} = \pm 15 \text{ V}$			35		
	Bandwidth for 0.1 dB flatness	V <sub>C</sub> C = ±5 V		Gain = 1	35		MHz
	Full power bandwidth <sup>†</sup>	$V_{O(pp)} = 20 \text{ V},$	V <sub>CC</sub> = ±15 V		2.7		
	Full power baridwidth	$V_{O(pp)} = 5 V$	V <sub>CC</sub> = ±5 V		7.1		MHz
0.0	Slew rate‡	$V_{CC} = \pm 15 \text{ V},$	20-V step,	Gain = 5	230		\// -
SR	Siew rate+	$V_{CC} = \pm 5 \text{ V},$	5-V step	Gain = 1	170		V/μs
	Outlies the end of the	$V_{CC} = \pm 15 \text{ V},$	5-V step	0-1-	43		
١.	Settling time to 0.1%	$V_{CC} = \pm 5 V$ ,	2-V step	Gain = -1	30		ns
t <sub>S</sub>	Outlies the automate	$V_{CC} = \pm 15 \text{ V},$	5-V step	0-1-	233		
	Settling time to 0.01%	$V_{CC} = \pm 5 \text{ V},$	2-V step	Gain = -1	280		ns

<sup>†</sup> Slew rate is measured from an output level range of 25% to 75%.

#### noise/distortion performance

	PARAMETER	TEST	CONDITIONS		MIN TYP	MAX	UNIT
			V 145.V	R <sub>L</sub> = 150 Ω	-64		
T. 15	Total hammania distantian	$V_{O(pp)} = 2 V$	$V_{CC} = \pm 15 \text{ V}$	R <sub>L</sub> = 1 kΩ	-79		4D a
THD	Total harmonic distortion	$V_{O(pp)} = 2 V$ , f = 1 MHz, Gain = 2		$R_L = 150 \Omega$	-64		dBc
			$V_{CC} = \pm 5 \text{ V}$	$R_L = 1 k\Omega$	-77		
Vn	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz		10		nV/√ <del>Hz</del>
In	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz		0.7		pA/√ <del>Hz</del>
	Differential gain arror	Gain = 2,	NTSC,	$V_{CC} = \pm 15 \text{ V}$	0.01%		
	Differential gain error	40 IRE modulation,	±100 IRE ramp	$V_{CC} = \pm 5 \text{ V}$	0.01%		
	Differential phase array	Gain = 2,	NTSC,	$V_{CC} = \pm 15 \text{ V}$	0.05°		
	Differential phase error	40 IRE modulation,	±100 IRE ramp	$V_{CC} = \pm 5 \text{ V}$	0.05°		
X <sub>T</sub>	Channel-to-channel crosstalk (THS4082 only)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 1 MHz		-75		dB

<sup>‡</sup> Full power bandwidth = slew rate/ $2\pi$  V<sub>O</sub>(Peak).

SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

# electrical characteristics at $T_A$ = 25°C, $V_{CC}$ = $\pm 15$ V, $R_L$ = 150 $\Omega$ (unless otherwise noted) (continued) dc performance

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		V 145V V 140V B 410	T <sub>A</sub> = 25°C	10	19		\//\/
	On and In an are 'a	$V_{CC} = \pm 15 \text{ V},  V_{O} = \pm 10 \text{ V},  R_{L} = 1 \text{ k}\Omega$	T <sub>A</sub> = full range <sup>†</sup>	9			V/mV
	Open loop gain	V 15V V 105V B 0500	T <sub>A</sub> = 25°C	8	16		\//\/
		$V_{CC} = \pm 5 \text{ V},  V_{O} = \pm 2.5 \text{ V},  R_{L} = 250 \Omega$	T <sub>A</sub> = full range†	7			V/mV
.,	least effect with a		T <sub>A</sub> = 25°C		1	7	>/
Vos	Input offset voltage		T <sub>A</sub> = full range†			8	mV
	Offset voltage drift		T <sub>A</sub> = full range†		15		μV/°C
	Leavel I Conserved	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = 25°C		1.2	6	•
IB	Input bias current		T <sub>A</sub> = full range <sup>†</sup>			8	μΑ
	level effect comment	1	T <sub>A</sub> = 25°C		20	250	^
los	Input offset current		T <sub>A</sub> = full range†			400	nA
	Offset current drift	T <sub>A</sub> = full range <sup>†</sup>		_	0.3	·	nA/°C

<sup>†</sup> Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

#### input characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,		V <sub>CC</sub> = ±15 V	±13.8	±14.1		.,
VICR	Common mode input voltage range	V <sub>CC</sub> = ±5 V	±3.8	±3.9		V
OMPR	Occurred and a majorities matic	$V_{CC} = \pm 15 \text{ V},  V_{ICR} = \pm 12 \text{ V},  T_A = \text{full range}^{\dagger}$	78	90		dB
CMRR	Common mode rejection ratio	$V_{CC} = \pm 5 \text{ V},  V_{ICR} = \pm 2 \text{ V},  T_A = \text{full range}^{\dagger}$	84	93		dB
R <sub>I</sub>	Input resistance			1		ΜΩ
Cl	Input capacitance			1.5		pF

<sup>†</sup> Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix

#### output characteristics

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
		$V_{CC} = \pm 15 \text{ V},$	$R_L = 250 \Omega$	±12	±13.6		
l.,	Outrast surfaces assistant	$V_{CC} = \pm 5 \text{ V},$	$R_L = 150 \Omega$	±3.4	±3.8		V
Vo	Output voltage swing	$V_{CC} = \pm 15 \text{ V}$	<b>5</b> 416	±13.5	±13.8		.,
		V <sub>CC</sub> = ±5 V	$R_L = 1 k\Omega$	±3.5	±3.9		V
	Outract	$V_{CC} = \pm 15 \text{ V}$	<b>5 60</b> 6	65	85		
lo	Output current	V <sub>CC</sub> = ±5 V	$R_L = 20 \Omega$	50	70		mA
Isc	Short-circuit current <sup>‡</sup>	$V_{CC} = \pm 15 \text{ V}$			100		mA
RO	Output resistance	Open loop			13	·	Ω

<sup>&</sup>lt;sup>‡</sup> Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the absolute maximum ratings section of this data sheet for more information.




# THS4081, THS4082 175-MHz LOW-POWER HIGH-SPEED AMPLIFIERS


SLOS274D - DECEMBER 1999 - REVISED JUNE 2001


# electrical characteristics at $T_A$ = 25°C, $V_{CC}$ = $\pm 15$ V, $R_L$ = 150 $\Omega$ (unless otherwise noted) (continued) power supply


	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
.,	Complementary or analysis a reason	Dual supply		±4.5		±16.5	
VCC	Supply voltage operating range	Single supply		9		33	٧
		V 145.V	T <sub>A</sub> = 25°C		3.4	4.2	
	0 1 ( )	$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range†			5	
ICC	Supply current (per amplifier)		T <sub>A</sub> = 25°C		2.9	3.7	mA
		$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range†			4.5	
PSRR	Power supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range†	79	90		dB


<sup>†</sup> Full range = 0°C to 70°C for C suffix and -40°C to 85°C for I suffix



































#### theory of operation

The THS408x is a high-speed, operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing  $f_{TS}$  of several GHz. This results in an exceptionally high performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 38.




Figure 38. THS4081 Simplified Schematic

#### noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true when amplifying small signals, where signal-to-noise ratio (SNR) is very important. The noise model for the THS408x is shown in Figure 39. This model includes all of the noise sources as follows:

- $e_n = Amplifier internal voltage noise (nV/<math>\sqrt{Hz}$ )
- IN+ = Noninverting current noise (pA/ $\sqrt{\text{Hz}}$ )
- IN- = Inverting current noise (pA/ $\sqrt{\text{Hz}}$ )
- e<sub>Rx</sub> = Thermal voltage noise associated with each resistor (e<sub>Rx</sub> = 4 kTR<sub>x</sub>)

#### noise calculations and noise figure (continued)




Figure 39. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \parallel \mathsf{R}_{G}\right)\right)^{2} + 4 \, \mathsf{kTR}_{S} + 4 \, \mathsf{kT}\left(\mathsf{R}_{F} \parallel \mathsf{R}_{G}\right)}}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$ 

T = Temperature in degrees Kelvin (273  $+^{\circ}$ C)

 $R_F \parallel R_G = Parallel resistance of R_F and R_G$ 

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_{V})$ .

$$e_{no} = e_{ni} A_V = e_{ni} \left( 1 + \frac{R_F}{R_G} \right)$$
 (noninverting case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing  $R_G$ ), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor ( $R_S$ ) and the internal amplifier noise voltage ( $e_n$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, please refer to the *Noise Analysis* section in *Operational Amplifier Circuits Applications Report* (literature number SLVA043).



#### noise calculations and noise figure (continued)

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50  $\Omega$  in RF applications.

$$NF = 10log \left[ \frac{e_{ni}^{2}}{\left(e_{Rs}\right)^{2}} \right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

$$NF = 10log \left[ 1 + \frac{\left( \left( e_n \right)^2 + \left( IN + \times R_S \right)^2 \right)}{4 kTR_S} \right]$$

Figure 40 shows the noise figure graph for the THS408x.




Figure 40. Noise Figure vs Source Resistance

#### driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS408x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 41. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 41. Driving a Capacitive Load

#### offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 42. Output Offset Voltage Model

#### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 43).




Figure 43. Single-Pole Low-Pass Filter

#### circuit layout considerations

To achieve the levels of high frequency performance of the THS408x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS408x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
  frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.




#### general PowerPAD™ design considerations

The THS408x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD™ family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 44(a) and Figure 44(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 44(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD<sup>TM</sup> package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD™ package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 44. Views of Thermally Enhanced DGN Package



SLOS274D - DECEMBER 1999 - REVISED JUNE 2001

#### APPLICATION INFORMATION

#### general PowerPAD™ design considerations (continued)

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.




Figure 45. PowerPAD PCB Etch and Via Pattern

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 45. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS408xDGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS408xDGN package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the THS408xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

#### general PowerPAD™ design considerations (continued)

The actual thermal performance achieved with the THS408xDGN in its PowerPAD<sup>TM</sup> package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches  $\times$  3 inches, then the expected thermal coefficient,  $\theta_{JA}$ , is about 58.4°C/W. For comparison, the non-PowerPAD<sup>TM</sup> version of the THS408x IC (SOIC) is shown. For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 46 and is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of THS408x IC (watts)

 $T_{MAX}$  = Absolute maximum junction temperature (150°C)


 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)

# MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and PCB size =  $3"\times 3"$ 


Figure 46. Maximum Power Dissipation vs Free-Air Temperature


More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



#### general PowerPAD™ design considerations (continued)

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multiamplifier devices, Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 47 to Figure 50 show this effect, along with the quiescent heat, with an ambient air temperature of 50°C. Obviously, as the ambient temperature increases, the limit lines shown will drop accordingly. The area under each respective limit line is considered the safe operating area. Any condition above this line will exceed the amplifier's limits and failure may result. When using V<sub>CC</sub> = ±5 V, there is generally not a heat problem, even with SOIC packages. But, when using V<sub>CC</sub> = ±15 V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD™ devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD™. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier package (THS4082), the sum of the RMS output currents and voltages should be used to choose the proper package. The graphs shown assume that both amplifier's outputs are identical.






THS4081

general PowerPAD™ design considerations (continued)

**THS4082 MAXIMUM RMS OUTPUT CURRENT** VS RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS Package With **Maximum Output**  $\theta_{JA} \leq 64^{\circ} \text{C/W}$ **Current Limit Line** 10 |- Maximum RMS Output Current - mA 180 160 140 120 100 SO-8 Package  $\theta_{JA} = 167^{\circ}C/W$ 80 Low-K Test PCB 60 Safe Operating Area  $V_{CC} = \pm 5 V$ 40 SO-8 Package  $T_J = 150^{\circ}C$  $\theta_{JA} = 98^{\circ}C/W$ T<sub>A</sub> = 50°C 20 **High-K Test PCB Both Channels** 0 3 | VO | - RMS Output Voltage - V Figure 49



#### evaluation board

An evaluation board is available for the THS4081 (literature number SLOP242) and THS4082 (literature number SLOP239). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 51. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, please refer to the *THS4081 EVM User's Guide* or the *THS4082 EVM User's Guide*. To order the evaluation board, contact your local TI sales office or distributor.




Figure 51. THS4081 Evaluation Board

17-Mar-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
THS4081CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4081CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4081CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAC	GLevel-1-260C-UNLIM	
THS4081CDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAC	SLevel-1-260C-UNLIM	
THS4081CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAC	GLevel-1-260C-UNLIM	
THS4081CDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAC	GLevel-1-260C-UNLIM	
THS4081CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4081CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4081ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4081IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4081IDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAC	SLevel-1-260C-UNLIM	
THS4081IDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAC	SLevel-1-260C-UNLIM	
THS4081IDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAC	SLevel-1-260C-UNLIM	
THS4081IDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAC	SLevel-1-260C-UNLIM	
THS4082CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	





www.ti.com 17-Mar-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
THS4082CDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082IDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082IDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082IDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082IDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
THS4082IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

17-Mar-2011

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 20-May-2011

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4081CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
THS4081CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4081IDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4082CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4082CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4082IDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4082IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 20-May-2011



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4081CDGNR	MSOP-PowerPAD	DGN	8	2500	346.0	346.0	35.0
THS4081CDR	SOIC	D	8	2500	346.0	346.0	29.0
THS4081IDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
THS4082CDGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
THS4082CDR	SOIC	D	8	2500	346.0	346.0	29.0
THS4082IDGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
THS4082IDR	SOIC	D	8	2500	346.0	346.0	29.0

DGN (S-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

#### PowerPAD is a trademark of Texas Instruments.



# DGN (S-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-2/H 05/11

NOTE: All linear dimensions are in millimeters



# DGN (R-PDSO-G8)

# PowerPADTM PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

#### PowerPAD is a trademark of Texas Instruments



# D (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com