

SINGLE-ENDED ANALOG-INPUT 16-BIT STEREO ANALOG-TO-DIGITAL CONVERTER

FEATURES

- Dual 16-Bit Monolithic ΔΣ ADC
- Single-Ended Voltage Input
- Antialiasing Filter Included
- 64× Oversampling Decimation Filter: Pass-Band Ripple: ±0.05 dB Stop-Band Attenuation: –65 dB
- Analog Performance: THD+N: -88 dB (typical) SNR: 93 dB (typical)

Dynamic Range: 93 dB (typical)

Internal High-Pass Filter


- PCM Audio Interface: Left-Justified, I²S
- Sampling Rate: 4 kHz to 48 kHz
- System Clock: 256 f_S, 384 f_S, or 512 f_S
- Single 5-V Power SupplySmall SO-14 Package

APPLICATIONS

- DVD Recorders
- DVD Receivers
- AV Amplifier Receivers
- Electric Musical Instruments

DESCRIPTION

The PCM1801 is a low-cost, single-chip stereo analog-to-digital converter (ADC) with single-ended analog voltage inputs. The PCM1801 uses a delta-sigma modulator with 64 times oversampling, a digital decimation filter, and a serial interface that supports slave mode operation and two data formats. The PCM1801 is suitable for a wide variety of cost-sensitive consumer applications where good performance is required.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

System Two, Audio Precision are trademarks of Audio Precision, Inc. All other trademarks are the property of their respective owners.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE TYPE	PACKAGE CODE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA	QUANTITY
PCM1801U	14-pin SOIC	5	PCM1801U	PCM1801U	Rails	56
PCIVITOUTU	14-pin 3010	D	PCIVITOUTO	PCM1801U/2K	Tape and reel	2000

ABSOLUTE MAXIMUM RATINGS

Supply voltage: V _{DD} , V _{CC}	−0.3 V to 6.5 V
Supply voltage differences: V _{DD} , V _{CC}	±0.1 V
GND voltage differences: AGND, DGND	±0.1 V
Digital input voltage	$-0.3 \text{ V to } (V_{DD} + 0.3 \text{ V}), < 6.5 \text{ V}$
Analog input voltage	$-0.3 \text{ V to } (V_{CC} + 0.3 \text{ V}), < 6.5 \text{ V}$
Input current (any pin except supplies)	±10 mA
Power dissipation	300 mW
Operating temperature range	−25°C to 85°C
Storage temperature	−55°C to 125°C
Lead temperature, soldering	260°C, 5 s
Package temperature (IR reflow, peak)	235°C


RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range

		MIN	NOM	MAX	UNIT
Analog supply voltage, V _{CC}	4.5	5	5.5	V	
Digital supply voltage, V _{DD}		4.5	5	5.5	V
Analog input voltage, full-scale (–0 dB)			2.828		Vp-p
Digital input logic family			TTL		
B	System clock	8.192		24.576	MHz
Digital input clock frequency	Sampling clock	32		48	kHz
Digital output load capacitance			10		pF
Operating free-air temperature, T _A		-25		85	°C



PIN CONFIGURATION



P0005-01

Table 1. PIN ASSIGNMENTS

NAME	PIN	I/O	DESCRIPTION				
AGND	12	-	Analog ground				
BCK	6	I	Bit clock input				
BYPAS	9	I	HPF bypass control ⁽¹⁾ L: HPF enabled				
			H: HPF disabled				
DGND	3	-	Digital ground				
DOUT	8	0	Audio data output				
FMT	10	I	Audio data format ⁽¹⁾ L: MSB-first, left-justified				
			H: MSB-first, I ² S				
LRCK	7	I	Sampling clock input				
SCKI	5	Ţ	System clock input; 256 f _S , 384 f _S , or 512 f _S				
V _{CC}	11	_	Analog power supply				
V_{DD}	4	_	Digital power supply				
V _{IN} L	1	I	Analog input, Lch				
V _{IN} R	2	I	Analog input, Rch				
V _{REF} 1	14	-	Reference 1 decoupling capacitor				
V _{REF} 2	13	_	Reference 2 decoupling capacitor				

⁽¹⁾ With 100-k Ω typical pulldown resistor



ELECTRICAL CHARACTERISTICS

All specifications at $T_A = 25$ °C, $V_{DD} = V_{CC} = 5$ V, $f_S = 44.1$ kHz, 16-bit data, and SYSCLK = 384 f_S , unless otherwise noted.

	DADAMETER	TEST COMPITIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
RESOL	UTION			16		Bits	
DIGITA	L INPUT/OUTPUT						
$V_{IH}^{(1)}$	Input logic lovel		2			VDC	
$V_{IL}^{(1)}$	Input logic level				0.8	VDC	
I _{IN} (2)	Input logic current				±10	μA	
I _{IN} (3)	Input logic current				100	μΑ	
V _{OH} ⁽⁴⁾	Output logic level	$I_{OH} = -1.6 \text{ mA}$	4.5			VDC	
$V_{OL}^{(4)}$	Output logic level	$I_{OL} = 3.2 \text{ mA}$			0.5	VDC	
f_S	Sampling frequency		4	44.1	48	kHz	
		256 f _S	1.024	11.2896	12.288		
	System clock frequency	384 f _S	1.536	16.9344	18.432	MHz	
		512 f _S	2.048	22.5792	24.576		
DC AC	CURACY						
	Gain mismatch, channel-to-channel			±1	±2.5	% of FSR	
	Gain error			±2	±5	% of FSR	
	Gain drift			±20		ppm of FSR/°C	
	Bipolar zero error	High-pass filter bypassed		±2		% of FSR	
	Bipolar zero drift	High-pass filter bypassed		±20		ppm of FSR/°C	
DYNAN	/IIC PERFORMANCE ⁽⁵⁾						
	THD+N	FS (-0.5 dB)		-88	-80	dB	
	ПОТК	-60 dB		-90		uБ	
	Dynamic range	A-weighted	90	93		dB	
	Signal-to-noise ratio	A-weighted	90	93		dB	
	Channel separation		87	90		dB	
ANALC	OG INPUT						
	Input range	$FS (V_{IN} = 0 dB)$		2.828		Vp-p	
	Center voltage			2.1		V	
	Input impedance			30		kΩ	
	Antialiasing filter frequency response	−3 dB		150		kHz	
DIGITA	L FILTER PERFORMANCE						
	Pass band				0.454 f _S	Hz	
	Stop band		0.583 f _S			Hz	
	Pass-band ripple				±0.05	dB	
	Stop-band attenuation		-65			dB	
	Delay time (latency)			17.4/f _S		s	
	High-pass frequency response	−3 dB		0.019 f _S		mHz	

⁽¹⁾ Pins 5, 6, 7, 9, and 10 (SCKI, BCK, LRCK, BYPAS, and FMT)(2) Pins 5, 6, 7 (SCKI, BCK, LRCK) Schmitt-trigger input

 ⁽³⁾ Pins 9, 10 (BYPAS, FMT) Schmitt-trigger input with 100-kΩ typical pulldown resistor
(4) Pin 8 (DOUT)

⁽⁵⁾ f_{IN} = 1 kHz, using the System Two™ audio measurement system by Audio Precision™ in rms mode with 20-kHz LPF and 400-Hz HPF in the performance calculation.




ELECTRICAL CHARACTERISTICS (continued)

All specifications at $T_A = 25$ °C, $V_{DD} = V_{CC} = 5$ V, $f_S = 44.1$ kHz, 16-bit data, and SYSCLK = 384 f_S , unless otherwise noted.

	PARAMETER	TEST CONDITIONS		PCM1801U			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
POWE	R SUPPLY REQUIREMENTS						
V_{CC}	Voltage range		4.5	5	5.5	VDC	
V_{DD}	Voltage range		4.5	5	5.5	VDC	
	Supply current ⁽⁶⁾	$V_{CC} = V_{DD} = 5 \text{ V}$		18	24	mA	
	Power dissipation	$V_{CC} = V_{DD} = 5 \text{ V}$		90	120	mW	
TEMPE	ERATURE RANGE						
T_A	Operation		-25		85	°C	
T _{stg}	Storage		- 55		125	°C	
θ_{JA}	Thermal resistance			100		°C/W	


(6) No load on DOUT (pin 8)

BLOCK DIAGRAM






ANALOG FRONT-END (Single Channel)



TYPICAL PERFORMANCE CURVES

All specifications at $T_A = 25^{\circ}C$, $V_{DD} = V_{CC} = 5$ V, $f_S = 44.1$ kHz, and SYSCLK = 384 f_S , unless otherwise noted

ANALOG DYNAMIC PERFORMANCE





All specifications at $T_A = 25$ °C, $V_{DD} = V_{CC} = 5$ V, $f_S = 44.1$ kHz, and SYSCLK = 384 f_S , unless otherwise noted




Figure 3.




Figure 5.




Figure 4.

DYNAMIC RANGE AND SIGNAL-TO-NOISE RATIO VS SAMPLING RATE




Figure 6.

Dynamic Range - dB



All specifications at $T_A = 25$ °C, $V_{DD} = V_{CC} = 5$ V, $f_S = 44.1$ kHz, and SYSCLK = 384 f_S , unless otherwise noted

SUPPLY CURRENT




Figure 7. Figure 8.





Figure 9.



All specifications at $T_A = 25$ °C, $V_{DD} = V_{CC} = 5$ V, $f_S = 44.1$ kHz, and SYSCLK = 384 f_S , unless otherwise noted

OUTPUT SPECTRUM








Figure 10.

TOTAL HARMONIC DISTORTION + NOISE










Figure 13.



All specifications at $T_A = 25$ °C, $V_{DD} = V_{CC} = 5$ V, $f_S = 44.1$ kHz, and SYSCLK = 384 f_S , unless otherwise noted

DECIMATION FILTER




Figure 14.




Figure 16.

STOP-BAND ATTENUATION CHARACTERISTICS




Figure 15.

TRANSITION BAND CHARACTERISTICS





Figure 17.

Amplitude - dB



All specifications at $T_A = 25$ °C, $V_{DD} = V_{CC} = 5$ V, $f_S = 44.1$ kHz, and SYSCLK = 384 f_S , unless otherwise noted

HIGH-PASS FILTER




HIGH-PASS FILTER RESPONSE 0.2 0.0 -0.2 Amplitude - dB -0.4-0.6 -0.8 -1.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 Normalized Frequency [× f_S/1000 Hz] G019

Figure 18.

Figure 19.

ANTIALIASING FILTER






Figure 21.

THEORY OF OPERATION

The PCM1801 consists of a band-gap reference, two channels of a single-to-differential converter, a fully differential 5th-order delta-sigma modulator, a decimation filter (including digital high-pass), and a serial interface circuit. The block diagram illustrates the total architecture of the PCM1801, and the analog front-end diagram illustrates the architecture of the single-to-differential converter and the antialiasing filter. Figure 22 illustrates the architecture of the 5th-order delta-sigma modulator and transfer functions.

An internal high-precision reference with two external capacitors provides all reference voltages which are required by the converter, and defines the full-scale voltage range of both channels. The internal single-ended to differential voltage converter saves the design, space, and extra parts needed for external circuitry required by many delta-sigma converters. The internal full-differential architecture provides a wide dynamic range and excellent power-supply rejection performance.

The input signal is sampled at a 64× oversampling rate, eliminating the need for a sample-and-hold circuit and simplifying antialias filtering requirements. The 5th-order delta-sigma noise shaper consists of five integrators which use a switched-capacitor topology, a comparator, and a feedback loop consisting of a 1-bit digital-to-analog converter (DAC). The delta-sigma modulator shapes the quantization noise, shifting it out of the audio band in the frequency domain. The high order of the modulator enables it to randomize the modulator outputs, reducing idle tone levels.

The $64-f_S$, 1-bit stream from the modulator is converted to $1-f_S$, 16-bit digital data by the decimation filter, which also acts as a low-pass filter to remove the shaped quantization noise. The dc components are removed by a digital high-pass filter, and the filtered output is converted to time-multiplexed serial signals through a serial interface which provides flexible serial formats.




Figure 22. Simplified Diagram of the PCM1801 5th-Order Delta-Sigma Modulator

SYSTEM CLOCK

The system clock for the PCM1801 must be either 256 f_S , 384 f_S , or 512 f_S , where f_S is the audio sampling frequency. The system clock must be supplied on SCKI (pin 5).


The PCM1801 also has a system clock detection circuit that automatically senses if the system clock is operating at 256 f_S , 384 f_S , or 512 f_S .

When a 384-f_S or 512-f_S system clock is used, the PCM1801 automatically divides the clock down to 256 f_S internally. This 256-f_S clock is used to operate the digital filter and the modulator. Table 2 lists the relationship of typical sampling frequencies and system clock frequencies. Figure 23 illustrates the system clock timing.



SAMPLING RATE FREQUENCY	SY	STEM CLOCK FREQUE	NCY
(kHz)	256 f _s	384 f _s	512 f _s
32	8.1920	12.2880	16.3840
44.1	11.2896	16.9344	22.5792
48	12.2880	18.4320	24.5760

Table 2. System Clock Frequencies




System clock pulse duration, HIGH	t _(CLKIH)	12 ns (min)
System clock pulse duration, LOW	t _(CLKIL)	12 ns (min)

Figure 23. System Clock Timing

POWER-ON RESET

The PCM1801 has an internal power-on reset circuit, which initializes (resets) when the supply voltage (V_{CC}/V_{DD}) exceeds 4 V (typical). Because the system clock is used as the clock signal for the reset circuit, the system clock must be supplied as soon as power is applied; more specifically, the device must receive at least three system clock cycles before $V_{DD} > 4$ V. While $V_{CC}/V_{DD} < 4$ V (typical) and for 1024 system clock cycles after $V_{CC}/V_{DD} > 4$ V, the PCM1801 stays in the reset state and the digital output is forced to zero. The digital output is valid 18,436 f_S periods after release from the reset state. Figure 24 illustrates the internal power-on reset timing and the digital output for power-on reset.



(1) The transient response (exponentially attenuated signal from ±0.2% dc of FSR with a 200-ms time constant) appears initially.

Figure 24. Internal Power-On Reset Timing



SERIAL AUDIO DATA INTERFACE

The PCM1801 interfaces the audio system through BCK (pin 6), LRCK (pin 7), and DOUT (pin 8).

The PCM1801 accepts 64-BCK/LRCK, 48-BCK/LRCK (only for a 384- f_S system clock) or 32-BCK/LRCK format for the left-justified format. And the PCM1801 accepts the 64-BCK/LRCK or 48-BCK/LRCK format (only for a 384- f_S system clock) for I^2S format.

DATA FORMAT


The PCM1801 supports two audio data formats in slave mode, which are selected by the FMT control input (pin 10) as shown in Table 3. Figure 25 illustrates the data format. If the application system cannot ensure an effective system clock prior to power up of the PCM1801, the FMT pin must be held LOW until the power-on reset sequence is completed. In this case, if the I²S format (FMT = HIGH) is required in the application, FMT can be set HIGH after the power-on reset sequence is completed.

Table 3. Data Format

FMT	DATA FORMAT
0 (L)	16-bit, left-justified
1 (H)	16-bit, I ² S


FMT = L

16-Bit, MSB-First, Left-Justified



FMT = H

16-Bit, MSB-First, I2S




T0016-03

Figure 25. Audio Data Format



INTERFACE TIMING

Figure 26 illustrates the interface timing.



DESCRIPTION SYMBOL MIN **TYP** MAX UNITS 300 BCK period t(BCKP) ns BCK pulse duration, HIGH 120 ns t_(BCKH) BCK pulse duration, LOW 120 ns t(BCKL) LRCK setup time to BCK rising edge 80 $t_{(LRSU)}$ ns LRCK hold time to BCK rising edge 40 ns t_(LRHD) LRCK period 20 μs t(LRCP) Delay time, BCK falling edge to DOUT valid -20 t(CKDO) 40 ns Delay time, LRCK edge to DOUT valid -20 40 ns t_(LRDO) Rising time of all signals 20 t(RISE) ns Falling time of all signals t_(FALL)


NOTE: Timing measurement reference level is $(V_{IH} + V_{IL})/2$. Rising and falling time is measured from 10% to 90% of the I/O signal swing. Load capacitance of the DOUT signal is 20 pF.

Figure 26. Audio Data Interface Timing

SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM

The PCM1801 operates with LRCK synchronized to the system clock (SCKI). The PCM1801 does not require a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI. If the relationship between LRCK and SCKI changes more than 6 bit clocks (BCK) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within 1/f_S and the digital output is forced to BPZ until resynchronization between LRCK and SCKI is completed. In case of changes less than 5 bit clocks (BCK), resynchronization does not occur and the previously described digital output control and discontinuity do not occur. Figure 27 illustrates the ADC digital output for lost synchronization and resynchronization. During undefined data, some noise may be generated in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal makes a discontinuity of data on the digital output and may generate some noise in the audio signal.





(1) The transient response (exponentially attenuated signal from ±0.2% dc of FSR with 200-ms time constant) appears initially.

Figure 27. ADC Digital Output for Loss of Synchronization and Re-Synchronization

HPF Bypass Control

The built-in function for dc component rejection can be bypassed by BYPAS (pin 9) control (see Table 4). In bypass mode, the dc component of the input analog signal, the internal dc offset, etc., are also converted and output in the digital output data.

Table 4. HPF Bypass Control

BYPAS	HIGH-PASS FILTER (HPF) MODE
Low	Normal (dc cut) mode
High	Bypass (through) mode

APPLICATION INFORMATION

BOARD DESIGN AND LAYOUT CONSIDERATIONS

V_{CC} , V_{DD} PINS

The digital and analog power supply lines to the PCM1801 should be bypassed to the corresponding ground pins with both 0.1-µF ceramic and 10-µF tantalum capacitors as close to the pins as possible to maximize the dynamic performance of the ADC. Although the PCM1801 has two power lines to maximize the potential of dynamic performance, using one common power supply is recommended to avoid unexpected power supply problems, such as latch-up due to power supply sequencing.

AGND, DGND PINS

To maximize the dynamic performance of the PCM1801, the analog and digital grounds are not internally connected. These points should have low impedance to avoid digital noise feedback into the analog ground. They should be connected directly to each other under the PCM1801 package to reduce potential noise problems.

VIN PINS

A 1.0- μ F tantalum capacitor is recommended as an ac-coupling capacitor, which establishes a 5.3-Hz cutoff frequency. If a higher full-scale input voltage is required, the input voltage range can be increased by adding a series resistor to the V_{IN} pins.

V_{REF} PINS

To ensure low source impedance, 4.7- μ F tantalum capacitors are recommended from $V_{REF}1$ to AGND and from $V_{REF}2$ to AGND. These capacitors should be located as close as possible to the $V_{REF}1$ and $V_{REF}2$ pins to reduce dynamic errors on the ADC references.



APPLICATION INFORMATION (continued)

DOUT PIN

The DOUT pin has a large load-drive capability, but locating a buffer near the PCM1801 and minimizing load capacitance is recommended in order to minimize the digital-analog crosstalk and maximize the dynamic performance of the ADC.

FMT PIN


In general, the FMT pin is used for audio data format selection by tying up DGND or V_{DD} in accordance with interface requirements. If the application system cannot ensure an effective system clock prior to power up of the PCM1801 when I^2S format is required, then the FMT pin must be set HIGH after the power-on reset sequence. This input control can be accomplished easily by connecting a C-R delay circuit with a delay time greater than 1 ms to the FMT pin.

SYSTEM CLOCK

The quality of the system clock can influence dynamic performance in the PCM1801. The duty cycle, jitter, and threshold voltage at the system clock input pin must be carefully managed. When power is supplied to the part, the system clock, bit clock (BCK), and word clock (LRCK) should also be supplied simultaneously. Failure to supply the audio clocks results in a power dissipation increase of up to three times normal dissipation and may degrade long-term reliability if the maximum power dissipation limit is exceeded.

TYPICAL CIRCUIT CONNECTION DIAGRAM

Figure 28 is a typical connection diagram illustrating a circuit for which the input HPF cutoff frequency is about 5 Hz.



- (1) C1 and C2: A 1- μ F capacitor gives a 5.3-Hz (τ = 1 μ F * 30 k Ω) cutoff frequency for the input HPF in normal operation and requires a power-on setting time of 30 ms at power up.
- (2) C3 and C4: Bypass capacitors, 0.1-μF ceramic and 10-μF tantalum or aluminum electrolytic, depending on layout and power supply
- (3) C5 and C6: 4.7-µF tantalum or aluminum electrolytic capacitors

Figure 28. Typical Circuit Connection





19-Feb-2011

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
PCM1801U	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart
PCM1801U/2K	ACTIVE	SOIC	D	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart
PCM1801U/2KG4	ACTIVE	SOIC	D	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart
PCM1801UG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM1801U/2K	SOIC	D	14	2000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1





*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	PCM1801U/2K	SOIC	D	14	2000	346.0	346.0	33.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications		
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers		
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com